




Rev. 5 - October 28<sup>th</sup>, 2025

# 725-730 DPP-PHA

Register Description and Data Format



## Purpose of this Manual

The User Manual contains the full description of the DPP-PHA firmware registers for 725(S) and 730(S) family series. The description is compliant with the DPP-PHA firmware revision **4.29\_139.10** for 725 and 730 family series and **4.29\_139.137** for 725S and 730S family series. For future release compatibility check the firmware history files.

## Change Document Record

Date	Revision	Changes
November 22 <sup>nd</sup> , 2016	00	Initial Release
November 14 <sup>th</sup> , 2017	01	Removed register Baseline Hold-Off (0x1n7C). Modified options of register RC-CR2 Smoothing Factor. Added bit[19] of register DPP Algorithm Control 2. Modified behavior of register Veto Width. Bit[29] of register DPP Algorithm Control 2 was included by mistake in register DPP Algorithm Control. Modified options of bits[10:8] of register DPP Algorithm Control 2. Typo in the Fine Gain address value.
July 14 <sup>th</sup> , 2020	02	Added Chap. DPP-PHA Memory Organization. Added Support to x730S and x725S boards.
June 15 <sup>th</sup> , 2021	03	Modified Chap. DPP-PHA Memory Organization.
April 3 <sup>rd</sup> , 2023	04	Added bit [23:20] of the register DPP Algorithm Control 2.
October 28 <sup>th</sup> , 2025	05	Enumerated document sections. Added register Advanced Coincidence (0x1nD8). Updated bit[27] of registers DPP Algorithm Control (0x1n80), and bit[16] of register Front Panel LVDS I/O New Features (0x81A0). Modified description of register Peaking Time (0x1n64).

## Symbols, abbreviated terms and notation

ADC	Analog-to-Digital Converter
AMC	ADC & Memory Controller
DAQ	Data Acquisition
DAC	Digital-to-Analog Converter
DC	Direct Current
DPP	Digital Pulse Processing
DPP-QDC	DPP for Charge to Digital Converter
DPP-PHA	DPP for Pulse Height Analysis
DPP-PSD	DPP for Pulse Shape Discrimination
LVDS	Low-Voltage Differential Signal
MCA	Multi-Channel Analyzer
ROC	ReadOut Controller
USB	Universal Serial Bus

## Reference Documents

- [RD1] UM1935 - CAENDigitizer User & Reference Manual.
- [RD2] UM5960 - CoPASS User Manual.
- [RD3] GD2827 - How to make coincidences with CAEN digitizers.

All CAEN documents can be downloaded at:  
[www.caen.it/support-services/documentation-area](http://www.caen.it/support-services/documentation-area)

## Manufacturer Contacts



---

**CAEN S.p.A.**

Via Vetraia, 11 55049 Viareggio (LU) - ITALY  
Tel. +39.0584.388.398 Fax +39.0584.388.959  
[www.caen.it](http://www.caen.it) | [info@caen.it](mailto:info@caen.it)  
©CAEN SpA – 2025

## Limitation of Responsibility

If the warnings contained in this manual are not followed, CAEN will not be responsible for damage caused by improper use of the device. The manufacturer declines all responsibility for damage resulting from failure to comply with the instructions for use of the product. The equipment must be used as described in the user manual, with particular regard to the intended use, using only accessories as specified by the manufacturer. No modification or repair can be performed.

## Disclaimer

No part of this manual may be reproduced in any form or by any means, electronic, mechanical, recording, or otherwise, without the prior written permission of CAEN SpA.

The information contained herein has been carefully checked and is believed to be accurate; however, no responsibility is assumed for inaccuracies. CAEN SpA reserves the right to modify its products specifications without giving any notice; for up to date information please visit [www.caen.it](http://www.caen.it).

## Made in Italy

We remark that all our boards have been designed and assembled in Italy. In a challenging environment where a competitive edge is often obtained at the cost of lower wages and declining working conditions, we proudly acknowledge that all those who participated in the production and distribution process of our devices were reasonably paid and worked in a safe environment (while this is true for the boards marked "MADE IN ITALY", we cannot guarantee for third-party manufactures).



# Index

<b>Purpose of this Manual</b> . . . . .	<b>2</b>
<b>Change document record</b> . . . . .	<b>2</b>
<b>Symbols, abbreviated terms and notation</b> . . . . .	<b>2</b>
<b>Reference Documents</b> . . . . .	<b>2</b>
<b>1 Registers and Data Format</b> . . . . .	<b>7</b>
1.1 Register Address Map . . . . .	7
1.2 Record Length . . . . .	10
1.3 Input Dynamic Range . . . . .	11
1.4 Number of Events per Aggregate . . . . .	12
1.5 Pre Trigger . . . . .	13
1.6 Data Flush . . . . .	14
1.7 Channel n Stop Acquisition . . . . .	15
1.8 RC-CR2 Smoothing Factor . . . . .	16
1.9 Input Rise Time . . . . .	17
1.10 Trapezoid Rise Time . . . . .	18
1.11 Trapezoid Flat Top . . . . .	19
1.12 Peaking Time . . . . .	20
1.13 Decay Time . . . . .	21
1.14 Trigger Threshold . . . . .	22
1.15 Rise Time Validation Window . . . . .	23
1.16 Trigger Hold-Off Width . . . . .	24
1.17 Peak Hold-Off . . . . .	25
1.18 DPP Algorithm Control . . . . .	26
1.19 Shaped Trigger Width . . . . .	28
1.20 Channel n Status . . . . .	29
1.21 AMC Firmware Revision . . . . .	30
1.22 DC Offset . . . . .	31
1.23 DPP Algorithm Control 2 . . . . .	32
1.24 Channel n ADC Temperature . . . . .	34
1.25 Individual Software Trigger . . . . .	35
1.26 Fine Gain . . . . .	36
1.27 Veto Width . . . . .	37
1.28 Advanced Coincidence . . . . .	38
1.29 Board Configuration . . . . .	39
1.30 Aggregate Organization . . . . .	41
1.31 Channel ADC Calibration . . . . .	42
1.32 Acquisition Control . . . . .	43
1.33 Acquisition Status . . . . .	45
1.34 Software Trigger . . . . .	47
1.35 Global Trigger Mask . . . . .	48
1.36 Front Panel TRG-OUT (GPO) Enable Mask . . . . .	49
1.37 LVDS I/O Data . . . . .	50
1.38 Front Panel I/O Control . . . . .	51
1.39 Channel Enable Mask . . . . .	54
1.40 ROC FPGA Firmware Revision . . . . .	55
1.41 Voltage Level Mode Configuration . . . . .	56
1.42 Software Clock Sync . . . . .	57
1.43 Board Info . . . . .	58
1.44 Analog Monitor Mode . . . . .	59

1.45	Event Size	60
1.46	Time Bomb Downcounter	61
1.47	Fan Speed Control	62
1.48	Run/Start/Stop Delay	63
1.49	Board Failure Status	64
1.50	Disable External Trigger	65
1.51	Trigger Validation Mask	66
1.52	Front Panel LVDS I/O New Features	67
1.53	Buffer Occupancy Gain	68
1.54	Channels Shutdown	69
1.55	Extended Veto Delay	70
1.56	Readout Control	71
1.57	Readout Status	72
1.58	Board ID	73
1.59	MCST Base Address and Control	74
1.60	Relocation Address	75
1.61	Interrupt Status/ID	76
1.62	Interrupt Event Number	77
1.63	Aggregate Number per BLT	78
1.64	Scratch	79
1.65	Software Reset	80
1.66	Software Clear	81
1.67	Configuration Reload	82
1.68	Configuration ROM Checksum	83
1.69	Configuration ROM Checksum Length BYTE 2	84
1.70	Configuration ROM Checksum Length BYTE 1	85
1.71	Configuration ROM Checksum Length BYTE 0	86
1.72	Configuration ROM Constant BYTE 2	87
1.73	Configuration ROM Constant BYTE 1	88
1.74	Configuration ROM Constant BYTE 0	89
1.75	Configuration ROM C Code	90
1.76	Configuration ROM R Code	91
1.77	Configuration ROM IEEE OUI BYTE 2	92
1.78	Configuration ROM IEEE OUI BYTE 1	93
1.79	Configuration ROM IEEE OUI BYTE 0	94
1.80	Configuration ROM Board Version	95
1.81	Configuration ROM Board Form Factor	96
1.82	Configuration ROM Board ID BYTE 1	97
1.83	Configuration ROM Board ID BYTE 0	98
1.84	Configuration ROM PCB Revision BYTE 3	99
1.85	Configuration ROM PCB Revision BYTE 2	100
1.86	Configuration ROM PCB Revision BYTE 1	101
1.87	Configuration ROM PCB Revision BYTE 0	102
1.88	Configuration ROM FLASH Type	103
1.89	Configuration ROM Board Serial Number BYTE 1	104
1.90	Configuration ROM Board Serial Number BYTE 0	105
1.91	Configuration ROM VCXO Type	106
<b>2</b>	<b>DPP-PHA Memory Organization</b>	<b>107</b>
2.1	725 and 730 series	107
2.2	Event Data Format	108
	Channel Aggregate Data Format for 725 and 730 series	108
	Board Aggregate Data Format	112
	Data Block	113
<b>3</b>	<b>Technical Support</b>	<b>114</b>

## List of Figures

<b>Fig. 2.1</b>	Data organization into the Internal Memory of x725 and x730 digitizer. . . . .	108
<b>Fig. 2.2</b>	Channel Aggregate Data Format scheme for 725 and 730 series. . . . .	108
<b>Fig. 2.3</b>	EXTRAS bit management in case of FULL memory status. The first event after the FULL has bit[0] = 1, which identifies that some events are lost due to a FULL memory status. The algorithm counts both the lost events and the total number of events, and rise a flag (bit[5] and bit[6] respectively) every N events.. . . .	111
<b>Fig. 2.4</b>	Event flag in case of input signal saturation. The events that saturates has EXTRAS bit[4] = 1 and energy = full scale. . . . .	111
<b>Fig. 2.5</b>	Board Aggregate Data Format scheme for 725-730 series. . . . .	112
<b>Fig. 2.6</b>	Data Block scheme. . . . .	113

# 1 Registers and Data Format

All registers described in the User Manual are 32-bit wide. In case of VME access, **A24** and **A32** addressing mode can be used.

## 1.1 Register Address Map

The table below reports the complete list of registers that can be accessed by the user. The register names in the first column can be clicked to be redirected to the relevant register description. The register address is reported on the second column as a hex value. The third column indicates the allowed register access mode, where:

- R     **Read only.** The register can be accessed in read only mode.
- W     **Write only.** The register can be accessed in write only mode.
- R/W   **Read and write.** The register can be accessed both in read and write mode.

According to the attribute reported in the fourth column, the following choices are available:

- I     **Individual register.** This kind of register has N instances, where N is the total number of channels in the board. Individual registers can be written either in single mode (individual setting) or broadcast (simultaneous write access to all channels). Read command must be individual.  
Single access can be performed at address 0x1nXY, where n is the channel number, while broadcast write can be performed at the address 0x80XY. For example:
  - access to address 0x1570 to read/write register 0x1n70 for channel 5 of the board;
  - to write the same value for all channels in the board, access to 0x8070 (broadcast write).  
To read the corresponding value, access to the individual address 0x1n70.

- G     **Group register.** This kind of register is similar to the individual register since it has N instances, where N is the total number of channels in the board. Anyway, group registers are bind in couples, where couple m corresponds to channel 2m and channel 2m+1, and two channels of the same couple must have the same setting. Group registers can be written either in single group mode on the even channel of the couple (the same value is automatically written in the odd channel) or broadcast (simultaneous write access to all couples). Read command must be individual.

Single group access can be performed at address 0x1nXY, where n is the channel number, while broadcast write can be performed at the address 0x80XY.



**Note:** Some group registers might have bits that are common for the couple and some bits that are individual. Specific cases are reported in the register description itself.

Example:

- to read/write register 0x1n70 for couple 3 of the board (i.e. channel 6 and channel 7), access to address 0x1670. The same value is applied also to channel 7.
  - to write the same value for all couples in the board, access to 0x8070 (broadcast write).  
To read the corresponding value, access to the individual address 0x1n70.
- C     **Common register.** Register with this attribute has a single instance, therefore read and write access can be performed at address 0x80XY only.

Register Name	Address	Mode	Attribute
Record Length	0x1n20, 0x8020	R/W	G
Input Dynamic Range	0x1n28, 0x8028	R/W	I
Number of Events per Aggregate	0x1n34, 0x8034	R/W	G
Pre Trigger	0x1n38, 0x8038	R/W	I
Data Flush	0x1n3C, 0x803C	W	I
Channel n Stop Acquisition	0x1n40, 0x8040	R/W	I
RC-CR2 Smoothing Factor	0x1n54, 0x8054	R/W	I
Input Rise Time	0x1n58, 0x8058	R/W	I
Trapezoid Rise Time	0x1n5C, 0x805C	R/W	I
Trapezoid Flat Top	0x1n60, 0x8060	R/W	I
Peaking Time	0x1n64, 0x8064	R/W	I
Decay Time	0x1n68, 0x8068	R/W	I
Trigger Threshold	0x1n6C, 0x806C	R/W	I
Rise Time Validation Window	0x1n70, 0x8070	R/W	I
Trigger Hold-Off Width	0x1n74, 0x8074	R/W	I
Peak Hold-Off	0x1n78, 0x8078	R/W	I
DPP Algorithm Control	0x1n80, 0x8080	R/W	I
Shaped Trigger Width	0x1n84, 0x8084	R/W	I
Channel n Status	0x1n88	R	I
AMC Firmware Revision	0x1n8C	R	I
DC Offset	0x1n98, 0x8098	R/W	I
DPP Algorithm Control 2	0x1nA0, 0x80A0	R/W	G
Channel n ADC Temperature	0x1nA8	R	I
Individual Software Trigger	0x1nC0, 0x80C0	W	I
Fine Gain	0x1nC4, 0x80C4	R/W	I
Veto Width	0x1nD4, 0x80D4	R/W	I
Advanced Coincidence	0x1nD8, 0x80D8	R/W	I
Board Configuration	0x8000, 0x8004 (BitSet), 0x8008 (BitClear)	R/W	C
Aggregate Organization	0x800C	R/W	C
Channel ADC Calibration	0x809C	W	C
Acquisition Control	0x8100	R/W	C
Acquisition Status	0x8104	R	C
Software Trigger	0x8108	W	C
Global Trigger Mask	0x810C	R/W	C
Front Panel TRG-OUT (GPO) Enable Mask	0x8110	R/W	C
LVDS I/O Data	0x8118	R/W	C
Front Panel I/O Control	0x811C	R/W	C
Channel Enable Mask	0x8120	R/W	C
ROC FPGA Firmware Revision	0x8124	R	C
Voltage Level Mode Configuration	0x8138	R/W	C
Software Clock Sync	0x813C	W	C
Board Info	0x8140	R	C
Analog Monitor Mode	0x8144	R/W	C
Event Size	0x814C	R	C
Time Bomb Downcounter	0x8158	R	C
Fan Speed Control	0x8168	R/W	C
Run/Start/Stop Delay	0x8170	R/W	C
Board Failure Status	0x8178	R	C
Disable External Trigger	0x817C	R/W	C
Trigger Validation Mask	0x8180+(4n), n=couple index	R/W	G
Front Panel LVDS I/O New Features	0x81A0	R/W	C
Buffer Occupancy Gain	0x81B4	R/W	C
Channels Shutdown	0x81C0	W	C
Extended Veto Delay	0x81C4	R/W	C

Readout Control	0xEF00	R/W	C
Readout Status	0xEF04	R	C
Board ID	0xEF08	R/W	C
MCST Base Address and Control	0xEF0C	R/W	C
Relocation Address	0xEF10	R/W	C
Interrupt Status/ID	0xEF14	R/W	C
Interrupt Event Number	0xEF18	R/W	C
Aggregate Number per BLT	0xEF1C	R/W	C
Scratch	0xEF20	R/W	C
Software Reset	0xEF24	W	C
Software Clear	0xEF28	W	C
Configuration Reload	0xEF34	W	C
Configuration ROM Checksum	0xF000	R	C
Configuration ROM Checksum Length BYTE 2	0xF004	R	C
Configuration ROM Checksum Length BYTE 1	0xF008	R	C
Configuration ROM Checksum Length BYTE 0	0xF00C	R	C
Configuration ROM Constant BYTE 2	0xF010	R	C
Configuration ROM Constant BYTE 1	0xF014	R	C
Configuration ROM Constant BYTE 0	0xF018	R	C
Configuration ROM C Code	0xF01C	R	C
Configuration ROM R Code	0xF020	R	C
Configuration ROM IEEE OUI BYTE 2	0xF024	R	C
Configuration ROM IEEE OUI BYTE 1	0xF028	R	C
Configuration ROM IEEE OUI BYTE 0	0xF02C	R	C
Configuration ROM Board Version	0xF030	R	C
Configuration ROM Board Form Factor	0xF034	R	C
Configuration ROM Board ID BYTE 1	0xF038	R	C
Configuration ROM Board ID BYTE 0	0xF03C	R	C
Configuration ROM PCB Revision BYTE 3	0xF040	R	C
Configuration ROM PCB Revision BYTE 2	0xF044	R	C
Configuration ROM PCB Revision BYTE 1	0xF048	R	C
Configuration ROM PCB Revision BYTE 0	0xF04C	R	C
Configuration ROM FLASH Type	0xF050	R	C
Configuration ROM Board Serial Number BYTE 1	0xF080	R	C
Configuration ROM Board Serial Number BYTE 0	0xF084	R	C
Configuration ROM VCXO Type	0xF088	R	C

## 1.2 Record Length

Sets the record length for the waveform acquisition.

In case of record length less than 1792 samples, each channel of the couple has enough memory in its local buffer to acquire events independently from the other channel. For record length greater than or equal to 1792 samples, the couple must use an external SRAM memory, and a memory arbiter decides in "fair mode" which event of the two channels is saved. Refer to the CoMPASS User Manual for additional details.

**Note:** in case of List mode, the Record Length is ignored.

Address	0x1n20, 0x8020
Mode	R/W
Attribute	G

Bit	Description
[13:0]	Number of samples in the waveform according to the formula $N_s = N * 8$ , where $N_s$ is the record length and $N$ is the register value. For example, write $N = 10$ to acquire 80 samples. Each sample corresponds to 4 ns for 725 series and 2 ns for 730 series.
[31:14]	Reserved

## 1.3 Input Dynamic Range

This register sets the input dynamic range of each channel individually.

Address        0x1n28, 0x8028  
Mode           R/W  
Attribute      I

Bit	Description
[0]	Input Dynamic Range. Options are: 0 = 2 Vpp (default); 1 = 0.5 Vpp.
[31:1]	Reserved.

## 1.4 Number of Events per Aggregate

Each couple of channels has a fixed amount of RAM memory to save the events. The memory is divided into a programmable number of buffers, called "aggregates", whose number of events can be programmed by this register. The maximum number of events per aggregate depends on the aggregate size (which is defined by the number of aggregates per memory, 0x800C see Sec. 1.30), and the event size (which is defined by the record length, 0x1n20 see Sec. 1.2, the acquisition mode and the event format, 0x8000 see Sec. 1.29).

**Note:** it is usually recommended to keep this value high to optimize the readout, except in case of small input rate, where it is recommended to use a smaller value (even 1). Since the memory cannot be read until the aggregate is full, setting a small number of events per aggregate makes the events ready to be read in a shorter time scale. Users can also force the readout through the flush register.

Address        0x1n34, 0x8034  
Mode            R/W  
Attribute       G

Bit	Description
[9:0]	Number of events per aggregate.
[31:10]	Reserved

## 1.5 Pre Trigger

The Pre Trigger defines the number of samples before the trigger in the waveform saved into memory.

Address        0x1n38, 0x8038  
Mode            R/W  
Attribute       I

Bit	Description
[8:0]	Number of pre trigger samples according to the formula $N_s = N * 4$ , where $N_s$ is the pre trigger and $N$ is the register value. For example, write $N = 5$ to set 20 samples of pre trigger. Each sample corresponds to 4 ns for 725 series, and 2 ns for 730 series.
[31:9]	Reserved.

## 1.6 Data Flush

Data events are grouped into aggregates of N events each, where N can be programmed through register 0x1n34 (see Sec. 1.4). As soon as an aggregate reaches N events then it is ready to be read. An aggregate containing a number of events smaller than N cannot be read and must be forced to flush its current data. This is for example the case of low input rate, where the board might appear empty (no data) even if a small amount of events is already stored in the buffer, or at the end of the run where the last aggregate might be incomplete. A write access to this register forces the read of the current incomplete aggregate.

Address        0x1n3C, 0x803C  
Mode            W  
Attribute       I

Bit	Description
[31:0]	A write access to this register causes the flush of the current aggregate.

## 1.7 Channel n Stop Acquisition

This register performs the stop acquisition of a single channel n. If bit[0] = 0, then channel n starts the acquisition as the global run is active, together with any other enabled channel. Note that if the global run is not active, writing 0 in this register does not produce any effect. If bit[0] = 1 and the global run is active, then channel n stops the acquisition independently on the other enabled channels.

It is possible to drive the start/stop acquisition independently on each channel by the following steps:

1. Set the individual stop acquisition on each desired channel (bit[0] = 1).
2. Enable the global run through register Acquisition Control 0x8100 (no channel will start the acquisition);
3. Set bit[0] = 0 to start the individual acquisition, then bit[0] = 1 to stop it.
4. When all channels are individually stopped, disable the global run.

Address        0x1n40, 0x8040  
Mode            R/W  
Attribute       I

Bit	Description
[0]	Options are: 0: Run; 1: Stop.
[31:1]	Reserved

## 1.8 RC-CR2 Smoothing Factor

Defines the number of samples of a moving average filter used for the RC-CR2 signal formation.

Address        0x1n54, 0x8054  
 Mode         R/W  
 Attribute     I

Bit	Description
[5:0]	Write the desired number of samples. Options are: 0x0 = disabled; 0x1 = 2 sample; 0x2 = 4 samples; 0x4 = 8 samples; 0x8 = 16 samples; 0x10 = 32 samples; 0x20 = 64 samples; 0x3F = 128 samples.
[31:6]	Reserved

## 1.9 Input Rise Time

This register defines the time constant of the derivative component of the PHA fast discriminator filter.  
In case of RC-CR2 this value must be equal (or 50% more) to the input rising edge, in such a way the RC-CR2 peak value corresponds to the height of the input signal.

Address        0x1n58, 0x8058  
Mode            R/W  
Attribute       I

Bit	Description
[7:0]	Time expressed in 16 ns step for 725 series and 8 ns steps for 730 series.
[31:8]	Reserved

## 1.10 Trapezoid Rise Time

Sets the Trapezoid Rise Time, i.e. the Shaping Time of the energy filter.

**Note:** the sum of Trapezoid Rise Time and Trapezoid Flat Top (register 0x1n60, see Sec. 1.11) should not exceed 16 us for 725 series, and 8 us for 730 series. Values are x2, x4, x8 according to the decimation factor (bits[9:8] of 0x1n80, see Sec. 1.18).

Address	0x1n5C, 0x805C
Mode	R/W
Attribute	I

Bit	Description
[11:0]	Trapezoid Rise Time in steps of 16 ns for 725 series and 8 ns for 730 series.
[31:12]	Reserved

## 1.11 Trapezoid Flat Top

Sets the Trapezoid Flat Top width.

**Note:** the sum of Trapezoid Rise Time (register 0x1n5C, see Sec. 1.10) and Trapezoid Flat Top should not exceed 16 us for 725 series and 8 us for 730 series. Values are x2, x4, x8 according to the decimation factor (bits[9:8] of 0x1n80, see Sec. 1.18).

Address	0x1n60, 0x8060
Mode	R/W
Attribute	I

Bit	Description
[11:0]	Trapezoid Flat Top duration in steps of 16 ns for 725 series and 8 ns for 730 series.
[31:12]	Reserved

## 1.12 Peaking Time

Position in the flat top region where the samples are used for the calculation of the peak height. The peaking time is referred to the point corresponding to the end of the trapezoid rise time. Check the User Manual for further details.

Address        0x1n64, 0x8064  
Mode         R/W  
Attribute     I

Bit	Description
[11:0]	Peaking time expressed in steps of 16 ns for 725 series and 8 ns for 730 series.
[31:12]	Reserved

## 1.13 Decay Time

This register corresponds to the trapezoid pole-zero cancellation. The user must set this register equal to the decay time of the pre-amplifier.

Address        0x1n68, 0x8068  
Mode           R/W  
Attribute      I

Bit	Description
[15:0]	Decay time expressed in steps of 16 ns for 725 series and 8 ns for 730 series.
[31:16]	Reserved

## 1.14 Trigger Threshold

Threshold of the Trigger and Timing filter of the DPP-PHA algorithm.

Address        0x1n6C, 0x806C  
Mode          R/W  
Attribute     I

Bit	Description
[13:0]	Trigger Threshold value expressed in LSB unit. The threshold arms the RC-CR2 signal and the event is identified (trigger) on the RC-CR2 zero crossing.
[31:14]	Reserved

## 1.15 Rise Time Validation Window

The Rise Time Validation Window is used by the rise time discriminator (RTD) to reject pulses that overlap in the rise time. Such events are identified by a longer RC-CR2 signal (the RC-CR2 gets longer to reach the zero crossing and therefore to trigger) than the RC-CR2 of a single pulse. The rise time validation window starts in correspondence with the RC-CR2 threshold crossing and lasts for the duration written in this register. If no trigger occurs within this acceptance window, the algorithm consider the event as a pile-up and reject it.

Address        0x1n70, 0x8070  
Mode            R/W  
Attribute       I

Bit	Description
[9:0]	Rise Time Validation Window expressed in sampling clock unit (4 ns for 725 series and 2 ns for 730 series). When 0, the RTD is disabled.
[31:10]	Reserved

## 1.16 Trigger Hold-Off Width

The Trigger Hold-Off is a logic signal of programmable width generated by the trigger logic in correspondence of the fast discriminator output. Other triggers are inhibited for the overall Trigger Hold- Off duration.

Address        0x1n74, 0x8074  
Mode           R/W  
Attribute      I

Bit	Description
[9:0]	Trigger Hold-Off width expressed in steps of 16 ns for 725 series and 8 ns for 730 series.
[31:10]	Reserved

## 1.17 Peak Hold-Off

The Peak Hold-off starts at the end of the trapezoid flat top and defines how close must be two trapezoids to be considered piled-up. Zero is the case where the flat top of one trapezoid starts exactly at the end of the flat top of the previous one.

Address        0x1n78, 0x8078  
Mode         R/W  
Attribute     I

Bit	Description
[9:0]	Peak hold-off expressed in steps of 16 ns for 725 series and 8 ns for 730 series.
[31:10]	Reserved

## 1.18 DPP Algorithm Control

Management of the DPP algorithm features

Address      0x1n80, 0x8080  
 Mode        R/W  
 Attribute    I

Bit	Description
[5:0]	Trapezoid Rescaling: the trapezoid generated by the energy filter in the FPGA is $k \cdot M$ times higher than the input pulse, where $k$ is the trapezoid rise time and $M$ is the input signal decay time. This value is internally represented over 48 bits and must be rescaled to 15 bit (i.e. 32K channels) before it is used to calculate the energy value (=pulse height). The trapezoid rescaling SHF defines how many bits are right shifted (i.e. division by $2^{SHF}$ ) before applying the mask with 0x7FFF and extract the 15 bit value of the pulse height. Use a value for SHF such that $2^{SHF} \leq M \cdot k < 2^{(SHF+1)}$ . The parameter SHF in conjunction with the fine gain (register 0x1nC4, see Sec. 1.26) acts as a digital gain for the energy scale.
[6]	Reserved.
[7]	Reserved
[9:8]	Decimation: the input signal samples can be averaged within the number of samples defined by the decimation. This has the analogous effect as reducing the sampling frequency of the board. <b>Note:</b> The decimation applies to the energy filter only (i.e. to Decay Time (Pole-Zero Compensation), Trap. Rise Time, and Trap. Flat Top). Timing filter (RC-CR2), Baseline, Trigger Hold-Off, and Record Length are not affected. Options are: 00: Decimation disabled; 01: 2 samples (125 MSps for 725, 250 MSps for 730); 10: 4 samples (62.5 MSps for 725, 125 MSps for 730); 11: 8 samples (31.25 MSps for 725, 62.5 MSps for 730).
[11:10]	Decimation Gain. This gain can be used in conjunction with the decimation (see bits[9:8]) to multiply the input samples by the same factor of the decimation and avoid losses in the resolution. Decimation gain is added to the trapezoid rescaling (bits[5:0]) and fine gain (register 0x1nC4, see Sec. 1.26). Options are: 00: Digital Gain = 1; 01: Digital Gain = 2 (only with decimation $\geq 2$ samples); 10: Digital Gain = 4 (only with decimation $\geq 4$ samples); 11: Digital Gain = 8 (only with decimation = 8 samples).
[13:12]	Peak Mean: corresponds to the number of samples for the averaging window of the trapezoid height calculation. <b>Note:</b> for a correct energy calculation the Peak Mean should be contained in the flat region of the Trapezoid Flat Top. Options are: 00: 1 sample; 01: 4 samples; 10: 16 samples; 11: 64 samples.
[14]	Reserved.
[15]	Reserved
[16]	Invert Input: Individual setting for the input signal inversion. The DPP- PHA algorithm is designed to work with positive signals. In case of negative polarity the signal is inverted in the FPGA to make it positive. Options are: 0: positive polarity; 1: negative polarity.
[17]	Reserved.

[19:18]	<p>Trigger Mode. Options are:</p> <p>00: Normal mode. Each channel self- triggers independently from the other channels;</p> <p>01: Coincidence mode. Each channel can self-trigger independently from the other channels and it saves the event only when a validation signal occurs within its coincidence window (register 0x1n84, see Sec. <b>1.19</b>);</p> <p>10: Reserved;</p> <p>11: Anti-coincidence mode. Each channel can self-trigger independently from the other channels and it saves the event only when no validation signal occurs within its coincidence window (register 0x1n84, see Sec. <b>1.19</b>).</p>
[22:20]	<p>Baseline averaging window: number of samples for the baseline average calculation. Options are:</p> <p>000: the baseline is not evaluated, and the energy values are not subtracted by the baseline;</p> <p>001: 16 samples;</p> <p>010: 64 samples;</p> <p>011: 256 samples;</p> <p>100: 1024 samples;</p> <p>101: 4096 samples;</p> <p>110: 16384 samples;</p> <p>111: reserved.</p>
[23]	Reserved.
[24]	<p>Disable Self Trigger. When disabled, the self-trigger (fast discriminator output) is still propagated to the mother board for coincidence logic and TRG- OUT front panel connector, though it is not used by the channel to acquire the event. Options are:</p> <p>0: self-trigger used to acquire and propagated to the trigger logic;</p> <p>1: self-trigger only propagated to the trigger logic.</p>
[25]	Reserved
[26]	<p>Enable Roll-Over flag. When enabled, the algorithm creates a fake event with Time Stamp = 0, Energy = 0, PU = 1, bit[3] and bit[1] of EXTRAS = 1. See the Channel Aggregate data format in the User Manual for more details. Options are:</p> <p>0: disabled;</p> <p>1: enabled.</p>
[27]	Reserved.
[31:28]	Reserved.

## 1.19 Shaped Trigger Width

The Shaped Trigger (i.e. Fast Discriminator Output) is a logic signal generated by a channel in correspondence with its local self- trigger. It is used to propagate the trigger to the other channels of the board and to other external boards, as well as to feed the coincidence trigger logic.

Address            0x1n84, 0x8084  
Mode              R/W  
Attribute         I

Bit	Description
[9:0]	Shaped Trigger (Fast Discriminator Output) width in steps of 16 ns for 725 series and 8 ns for 730 series.
[31:10]	Reserved

## 1.20 Channel n Status

This register contains the status information of channel n.

Address        0x1n88  
Mode            R  
Attribute       I

Bit	Description
[1:0]	Reserved.
[2]	If 1, the SPI bus is busy.
[3]	If 1, the ADC calibration has been done.
[7:4]	Reserved.
[8]	ADC Power Down. When set to 1, it means that the ADC of channel n has been shut down due to an over-temperature condition.
[31:9]	Reserved.

## 1.21 AMC Firmware Revision

Returns the DPP firmware revision (mezzanine level).

To control the mother board firmware revision see register 0x8124 (see Sec. **1.40**).

For example: if the register value is 0xC3218303:

- Firmware Code and Firmware Revision are 131.3;
- Build Day is 21;
- Build Month is March;
- Build Year is 2012.

**Note:** since 2016 the build year started again from 0.

Address	0x1n8C
Mode	R
Attribute	I

Bit	Description
[7:0]	Firmware revision number.
[15:8]	Firmware DPP code. Each DPP firmware has a unique code.
[19:16]	Build Day (lower digit).
[23:20]	Build Day (upper digit).
[27:24]	Build Month. For example: 3 means March, 12 is December.
[31:28]	Build Year. For example: 0 means 2000, 12 means 2012. <b>Note:</b> since 2016 the build year started again from 0.

## 1.22 DC Offset

This register allows to adjust the baseline position (i.e. the 0 Volt) of the input signal on the ADC scale. The ADC scale ranges from 0 to  $2^{N_{Bit}} - 1$ , where  $N_{Bit}$  is the number of bits of the on-board ADC. The DAC controlling the DC Offset has 16 bits, i.e. it goes from 0 to 65535 independently from the  $N_{Bit}$  value and the board type.

Typically a DC Offset value of 32K (DAC mid-scale) corresponds to about the ADC mid-scale. Increasing values of DC Offset make the baseline decrease. The range of the DAC is about 5% (typ.) larger than the ADC range, hence DAC settings close to 0 and 64K correspond to ADC respectively over and under range.

**WARNING:** before writing this register, it is necessary to check that bit[2] = 0 at 0x1n88 (see Sec. 1.20), otherwise the writing process will not run properly! After writing, the user is recommended to wait for few seconds before a new RUN to let the DAC output (i.e. the new programmed DC offset) get stabilized.

Address	0x1n98, 0x8098
Mode	R/W
Attribute	I

Bit	Description
[15:0]	DC Offset value in DAC LSB unit
[31:16]	Reserved

## 1.23 DPP Algorithm Control 2

This register controls the DPP features such as the local shaped trigger and validation, the event structure, the veto, etc.

Address      0x1nA0, 0x80A0  
Mode        R/W  
Attribute    G

Bit	Description
[1:0]	Local Shaped Trigger mode. Sets how to combine the self-triggers of the channels inside each couple to generate a trigger request to the mother board. Enable Local Shaped Trigger mode by setting bit[2] of this register. Options are: 00: AND of the channels; 01: even channel of the couple only; 10: odd channel of the couple only; 11: OR of the channels.
[2]	Enable Local Shaped Trigger. Options are: 0: disabled; 1: enabled.
[3]	Reserved
[5:4]	Local Trigger Validation mode. Sets how the trigger validation signal (val) is generated for the two channels inside a couple with respect to the local trigger (trg) or to the validation from mother-board. Enable the Local Trigger Validation mode by setting bit[6] of this register. Options are: 00: crossed (val0 = trg1; val1 = trg0); 01: val0 = val1 = signal from mother-board mask; 10: AND (val0 = val1 = trg0 AND trg1); 11: OR (val0 = val1 = trg0 OR trg1). This option must be used with bits[19:18] of register 0x1n80 equal to 00 (see Sec. 1.18).
[6]	Enable Local Trigger Validation. Options are: 0: disabled; 1: enabled.
[7]	Reserved
[10:8]	Extras 2 Word options. The channel aggregate data format has a 32 bit word, called EXTRAS 2 word which can be configured to have the following information. 000 => bits[31:16] = Extended Time Stamp (MSB), bits[15:0] = Baseline * 4; 001 => Reserved; 010 => bits[31:16] = Extended Time Stamp (MSB), bits[15:10] = Reserved, bits[9:0] = Fine Time Stamp (linear interpolation of the RC-CR2 signal between the events before and after the zero crossing); 011 => Reserved; 100 => bits[31:16] = Lost Trigger Counter, bits[15:0] = Total Trigger Counter; 101 => bits[31:16] = Event Before the Zero Crossing, bits[15:0] = Event After the Zero Crossing; 111 => Reserved.
[11]	Reserved
[13:12]	Reserved.
[15:14]	Defines the source of the veto: 00 = disabled; 01 = the veto signal is common among all channels. It can be set through register 0x810C (see Sec. 1.35), and it can be generated by an external trigger or by a combination of the trigger requests from couples; 10 = the veto signal is individually set for the couple of channels (each couple can have a different veto). It can be set through register 0x8180 (+4n) (see Sec. 1.51), where n is the couple index, and it can be generated by an external trigger or by a combination of the trigger requests from couples; 11 = the veto signal comes from negative saturation.

[17:16]	Select the step for the trigger counter rate flag (see the EXTRAS word - bits[31:16] of the Energy word in the data format). Options are: 00 = 1024 (default); 01 = 128; 10 = 8192.
[18]	The baseline calculation is active also when the acquisition is not running. This allows the baseline to be immediately ready after the start of run and prevents wrong energy calculation in the first events. Options are: 0: enabled; 1: disabled.
[19]	Tag correlated/uncorrelated events. In case of enabled coincidences this bit allows the user to save all the events with a tag that identifies whether the event met the coincidence criteria or no. In the data format, bit[7]=1 of the EXTRAS => the event met the coincidence criteria; bit[8]=1 of the EXTRAS => the event didn't match the coincidence criteria. Options are: 0 = disabled; 1 = enabled.
[23:20]	These bits allows to select which signal is passed from the piggyback to the motherboard. The motherboard can then use it for its own processing or redirect it on the TRG-OUT front panel connector when bit [17:16] of the 0x811C register (see Sec. <b>1.38</b> ) are set to 10. Options are: - 0001: Acquisition armed - 0010: Channel self-trigger (default option) - 0011: Pile up - 0100: Pile up or self-trigger - 0101: Veto - 0110: Coincidence - 0111: Trigger validation - 1000: Trigger valid acquisition window - 1001: Anticoincidence - 1010: Discarded event because not matching coincidence criteria - 1011: Valid event (event that does match the coincidence or antineutrino coincidence criteria, if any) - 1100: Not valid event (event that does not match the coincidence or antineutrino coincidence criteria, if any) If the default option is used the duration of such signal is driven by the Trigger valid acquisition window. Otherwise its duration is same as the width of the selected signal. These bit are used on the 725S-730S digitizer DPP-PHA firmware only. They are reserved in the 725-730 DPP-PHA firmware.
[28:24]	Reserved.
[29]	Enable the optimization of the Baseline Restorer to avoid tails in the energy peaks. Options are: 0: disabled; 1: enabled.
[31:30]	Reserved.

## 1.24 Channel n ADC Temperature

This register monitors the temperature of the ADC chips.

**Note:** if the temperature varies significantly during the digitizer operation, the user is recommended to perform a new channel calibration procedure (register 0x809C, see Sec. 1.31) to restore the board performance. This is not true in case of 725S and 730S as these models do not require any calibration.

Address        0x1nA8  
Mode            R  
Attribute       I

Bit	Description
[7:0]	ADC Chip Temperature (expressed in °C). Values are signed, ranging from -64°C to 127°C.
[31:8]	Reserved.

## 1.25 Individual Software Trigger

Sends the Software Trigger to the individual channel n. This is not affected by the Trigger Validation, i.e. the Individual Software Trigger can be issued also when coincidences are enabled without being affected.

Address        0x1nC0, 0x80C0  
Mode            W  
Attribute       I

Bit	Description
[31:0]	A write access to this register enables a software trigger for channel n.

## 1.26 Fine Gain

The trapezoidal filter mathematically produces a signal whose amplitude is proportional to the input signal, with multiplicative factors depending on  $k$  (Trap. Rise Time) and  $M$  (Decay Time). In the DPP- PHA algorithm, the user must set two parameters: the Trapezoid Rescaling (SHF) (bits[5:0] of register 0x1n80, see Sec. 1.18) and the Fine Gain ( $f$ ). Given a desired Fine Gain ( $fg$ ), the user must write in the register:  $f = 64K * fg * 2^{SHF} / (k * M)$ , where SHF is the closest power of 2 to  $k * M$  (refer to bits[5:0] of register 0x1n80, see Sec. 1.18), and 64K is the normalization over 16 bits.

Address	0x1nC4, 0x80C4
Mode	R/W
Attribute	I

Bit	Description
[15:0]	Fine Gain value.
[31:16]	Reserved

## 1.27 Veto Width

When a veto is enabled through register 0x1nA0 (see Sec. 1.23), this register sets the veto duration.

**Note:** A Veto Width equal to 0 means that the veto lasts for the duration of the signal that generated it. A Veto Width different from 0 sets the veto duration by the amount of time written in the register.

Address        0x1nD4, 0x80D4  
Mode            R/W  
Attribute       I

Bit	Description
[15:0]	Value of the veto width.
[17:16]	Steps of the veto width. Options are: 00: 16 ns for 725, 8 ns for 730; 01: 4 us for 725, 2 us for 730; 10: 1048 us for 725, 524 us for 730; 11: 264 ms for 725, 134 ms for 730.
[31:18]	Reserved

## 1.28 Advanced Coincidence

This register allows the configuration of an advanced coincidence between the "Individual Trigger" signal and the "Global Trigger" signal (please refer to Sec. 2.2 of the User Manual "How to make channel correlations with CAEN Digitizers").

**Note:** All channels of the board that are not involved in the coincidence configuration will, if not disabled, handle the TRG-IN signal according to the settings of DPP Algorithm Control (register 0x1n80, see Sec. 1.18) and DPP Algorithm Control 2 (register 0x1nA0, see Sec. 1.23).

Address	0x1nD8, 0x80D8
Mode	R/W
Attribute	I

Bit	Description
[0]	Enable Advanced Coincidence. Options are: 0: Advanced Coincidence is disabled. 1: Advanced Coincidence is enabled.
[1]	Global Trigger in Advanced Coincidence mode. Options are: 0: Global Trigger used in coincidence. 1: Global Trigger used in anti-coincidence.
[2]	Individual Trigger in Advanced Coincidence mode. Options are: 0: Individual Trigger used in coincidence. 1: Individual Trigger used in anti-coincidence.

## 1.29 Board Configuration

This register contains general settings for the board configuration.

Address      0x8000, 0x8004 (BitSet), 0x8008 (BitClear)  
Mode          R/W  
Attribute     C

Bit	Description
[0]	Enable Automatic Data Flush: in case of very slow rate, this command forces the automatic data readout in a time window of 16-32 ms, even if the buffer is not completed. Options are: 0: disabled (default value); 1: enabled.
[1]	When enabled, decimated samples of the waveform are saved in the event. Options are: 0 = disabled; 1 = enabled.
[2]	Trigger Propagation: enables the propagation of the individual trigger from mother board individual trigger logic to the mezzanine. This is required in case of coincidence trigger mode. For more details about the trigger signals, please refer to Sec. 2.2 of the User Manual "How to make channel correlations with CAEN Digitizers".
[3]	Reserved: must be 0
[4]	Reserved: must be 1.
[7:5]	Reserved: must be 0
[8]	Individual trigger: must be 1
[10:9]	Reserved: must be 0
[11]	Dual Trace: in oscilloscope or mixed mode, it is possible to plot two different waveforms. When the dual trace is enabled, the samples of the two signals are interleaved, thus each waveform is recorded at half of the ADC frequency. The two analog probes can be selected from bits[13:12] and bits[15:14] respectively.
[13:12]	Analog Probe 1: Selects which signal is associated to the Analog trace 1 in the readout data. Options are: 00: Input; 01: RC-CR (input 1st derivative); 10: RC-CR2 (input 2nd derivative); 11: Trapezoid (output of the trapezoid filter).
[15:14]	Analog Probe 2: Selects which signal is associated to the Analog trace 2 in the readout data. Options are: 00: Input; 01: Threshold, which is referred to the RC-CR2 signal; 10: Trapezoid - Baseline; 11: Baseline (of the trapezoid).
[16]	Waveform Recording: enables the data recording of the waveform. The user must define the number of samples to be saved in the Record Length (register 0x1n20, see Sec. 1.2). According to the Analog Probe option one or two waveforms are saved. Options are: 0: disabled; 1: enabled.
[17]	Enable EXTRAS 2 Word: When enabled, the aggregate data contains the EXTRAS 2 word, whose format can be defined through register 0x1nA0 (see Sec. 1.23). Check the User Manual for further details. Options are: 0: EXTRAS 2 word disabled; 1: EXTRAS 2 word enabled.
[18]	Time Stamp Recording: must be 1
[19]	Peak Recording: must be 1.

[23:20]	<p>Digital Virtual Probe 1: when mixed mode is enabled, the following digital virtual probes can be selected. Check the User Manual for further details.</p> <p>0000: "Peaking", shows where the energy is calculated;</p> <p>0001: "Armed", digital input showing where the RC-CR2 crosses the Threshold;</p> <p>0010: "Peak Run", starts with the trigger and last for the whole event;</p> <p>0011: "Pile-up", shows where a pile-up event occurred;</p> <p>0100: "Peaking", shows where the energy is calculated;</p> <p>0101: "TRG Validation Win", digital input showing the trigger validation acceptance window TVAW;</p> <p>0110: "Baseline freeze", shows where the algorithm stops calculating the baseline and its value is frozen;</p> <p>0111: "TRG Holdoff", shows the trigger hold-off parameter;</p> <p>1000: "TRG Validation", shows the trigger validation signal TRG_VAL ;</p> <p>1001: "Acq Busy", this is 1 when the board is busy (saturated input signal or full memory board) or there is a veto;</p> <p>1010: "Zero Cross. Win.", shows the RT Discrimination Width;</p> <p>1011: "Ext TRG", shows the external trigger, when available;</p> <p>1100: "Busy", shows when the memory board is full.</p>
[25:24]	Reserved
[28:26]	<p>Digital Virtual Probe 2. Options are:</p> <p>000 = Trigger;</p> <p>Other options are reserved.</p>
[31:29]	Reserved

## 1.30 Aggregate Organization

The internal memory of the digitizer can be divided into a programmable number of aggregates, where each aggregate contains a specific number of events. This register defines how many aggregates can be contained in the memory.

**Note:** this register must not be modified while the acquisition is running.

Address        0x800C  
Mode          R/W  
Attribute     C

Bit	Description
[3:0]	Aggregate Organization Nb: the number of aggregates is equal to $N\_aggr = 2^{Nb}$ . The corresponding values of Nb and N_aggr are: Nb: N_aggr 0x0 - 0x1: Not used 0x2 : 4 0x3 : 8 0x4 : 16 0x5 : 32 0x6 : 64 0x7 : 128 0x8 : 256 0x9 : 512 0xA : 1024
[31:4]	Reserved: must be 0

## 1.31 Channel ADC Calibration

This register is meaningless for x725S and x730S digitizers as they do not require channel calibration; writing to this register does not generate any error (BERR) but simply has no effect.

Other x725 and x730 digitizers require a channel calibration to achieve the best performances. A calibration of the ADCs is automatically performed by the firmware at the power-on, but the user is recommended to manually execute the calibration after the ADCs have stabilized their operating temperature (register 0x1nA8, see Sec. 1.24). The calibration will not need to be repeated at each acquisition run, unless the operating temperature varies significantly, or clock settings are modified (e.g. switching from internal to external clock).

**WARNING:** before writing this register, it is necessary to check that bit[2] = 0 of register 0x1n88 (see Sec. 1.20), otherwise the writing process cannot run properly.

**WARNING:** It is normally not required to calibrate after a board reset but, if a Reset command is intentionally issued to the digitizer (write access at 0xEF24, see Sec. 1.65) to be directly followed by a calibration procedure, it is recommended to wait for the board to reach stable conditions (indicatively 100 ms) before to start the calibration.

**WARNING:** at power-on, a Sync command is issued by the firmware to the ADCs to synchronize all of them to the board's clock. In the standard operating, this command is not required to be repeated by the user. If a Sync command is intentionally issued (register 0x813C, see Sec. 1.42), the user must consider that a new calibration procedure is needed for a correct board operating.

Address        0x809C  
Mode            W  
Attribute       C

Bit	Description
[31:0]	Write any value to start the automatic simultaneous calibration of the ADC for all channels of the board. Bit[3] of register 0x1n88 (see Sec. 1.20) will be set to 0. Poll this bit until it returns to 1.

## 1.32 Acquisition Control

This register manages the acquisition settings.

Address 0x8100  
Mode R/W  
Attribute C

Bit	Description
[1:0]	Start/Stop Mode Selection (default value is 00). Options are: 00 = SW CONTROLLED. Start/stop of the run takes place on software command by setting/resetting bit[2] of this register; 01 = S-IN/GPI CONTROLLED (S-IN for VME, GPI for Desktop/NIM). Acquisition must be armed by setting bit[2] = 1, then the run can optionally START/STOP ON LEVEL or START ON EDGE according to bit[11] ( <b>Note:</b> the START ON EDGE option is implemented from ROC FPGA fw revision 4.22 on); 10 = FIRST TRIGGER CONTROLLED. If the acquisition is armed (i.e. bit[2] = 1), then the run starts on the first trigger pulse (rising edge on TRG-IN); this pulse is not used as input trigger, while actual triggers start from the second pulse. The stop of Run must be SW controlled (i.e. bit[2] = 0); 11 = LVDS CONTROLLED (VME only). It is like option 01 but using LVDS (RUN) instead of S-IN. The LVDS can be set using registers 0x811C (see Sec. 1.38) and 0x81A0 (see Sec. 1.52).
[2]	Acquisition Start/Arm (default value is 0). When bits[1:0] = 00, this bit acts as a Run Start/Stop. When bits[1:0] = 01, 10, 11, this bit arms the acquisition and the actual Start/Stop is controlled by an external signal. Options are: 0 = Acquisition STOP (if bits[1:0]=00); Acquisition DISARMED (others); 1 = Acquisition RUN (if bits[1:0]=00); Acquisition ARMED (others).
[3]	Reserved.
[5:4]	Reserved
[6]	PLL Reference Clock Source (Desktop/NIM only). Default value is 0. Options are: 0 = internal oscillator (50 MHz); 1 = external clock from front panel CLK-IN connector. <b>Note:</b> this bit is reserved in case of VME boards.
[7]	Reserved.
[8]	LVDS I/O Busy-In Enable (VME only). Default value is 0. This bit must be enabled to let the board accept the Busy signal as input on the LVDS I/Os. Options are: 0 = disabled; 1 = enabled. <b>Note:</b> this bit is supported only by VME boards and meaningful only if the LVDS new features are enabled (bit[8]=1 of register 0x811C, see Sec. 1.38), the LVDS I/O mode is set to nBusy/nVeto (register 0x81A0, see Sec. 1.52), and the LVDS I/Os are set as inputs (register 0x811C, see Sec. 1.38).
[9]	LVDS I/O Veto Enable (VME only). Default value is 0. The LVDS I/Os can be programmed to accept a Veto signal as input, or to transfer it as output. Options are: 0 = disabled (default); 1 = enabled. <b>Note:</b> this bit is supported only by VME boards and meaningful only if the LVDS new features are enabled (bit[8]=1 of register 0x811C, see Sec. 1.38). Register 0x81A0 (see Sec. 1.52) should also be configured for nBusy/nVeto.
[10]	Reserved.

[11]	<p>LVDS I/O RunIn Enable Mode (VME only) and START ON EDGE Enable for S-IN/GPI CONTROLLED Mode.</p> <p>- If LVDS CONTROLLED MODE is set (bit[1:0] = 0b11) and acquisition is armed (bit[2] = 1), this bit let the LVDS I/Os be set to accept a RunIn signal to control the acquisition upon two options. One is start/stop on level, where the start of the RUN is given at RunIn signal level high and the stop at RunIn signal level low. The other is start on edge, where the start of the RUN is given on the rising edge of the RunIn signal, while the Stop must be only on software command:</p> <p>0 = starts on RunIn level (default); 1 = starts on RunIn rising edge.</p> <p><b>Note:</b> this bit is meaningful only if the LVDS new features are enabled (bit[8]=1 of register 0x811C, see Sec. 1.38). Register 0x81A0 (see Sec. 1.52) must also be configured for nBusy/nVeto.</p> <p><b>Note:</b> this register is valid from ROC FPGA fw revision 4.16 on.</p> <p>- If S-IN/GPI CONTROLLED Mode is set (bit[1:0] = 0b01) and acquisition is armed (bit[2] = 1): 0 = Start/Stop run on S-IN/GPI level (default); 1 = Start/Stop run on S-IN/GPI rising edge (stop must be by software command: bit[2] = 0).</p> <p><b>Note:</b> options bit[11] = 1 is valid from ROC FPGA fw revision 4.22 on.</p>
[12]	<p>VetoIn as veto for TRG-OUT (VME boards only). When the LVDS VetoIn signal is enabled (bit[9] = 1 in the 0x8100 register, see Sec. 1.32), this bit permits to use VetoIn to inhibit the triggers on TRG-OUT connector. The duration of the veto signal on TRG-OUT can be optionally extended by a time value set in the 0x81C4 register (see Sec. 1.55). Such function is useful in particular cases of synchronization of a multi-board system.</p> <p>Options are:</p> <p>0 = VetoIn not used (default) 1 = VetoIn used for TRG-OUT inhibit</p> <p><b>Note:</b> this bit is reserved in case of Desktop and NIM digitizers or ROC FPGA firmware rel. &lt; 4.16 .</p>
[31:13]	Reserved.

## 1.33 Acquisition Status

This register monitors a set of conditions related to the acquisition status.

Address      0x8104  
Mode          R  
Attribute     C

Bit	Description
[1:0]	Reserved.
[2]	Acquisition Status. It reflects the status of the acquisition and drives the front panel 'RUN' LED. Options are: 0 = acquisition is stopped ('RUN' is off); 1 = acquisition is running ('RUN' lites).
[3]	Event Ready. Indicates if any events are available for readout. Options are: 0 = no event is available for readout; 1 = at least one event is available for readout. <b>Note:</b> the status of this bit must be considered when managing the readout from the digitizer.
[4]	Event Full. Indicates if at least one channel has reached the FULL condition. Options are: 0 = no channel has reached the FULL condition; 1 = the maximum number of events to be read is reached.
[5]	Clock Source. Indicates the clock source status. Options are: 0 = internal (PLL uses the internal 50 MHz oscillator as reference); 1 = external (PLL uses the external clock on CLK-IN connector as reference).
[6]	Reserved.
[7]	PLL Unlock Detect. This bit flags a PLL unlock condition. Options are: 0 = PLL has had an unlock condition since the last register read access; 1 = PLL has not had any unlock condition since the last register read access. <b>Note:</b> flag can be restored to 1 via read access to register 0xEF04 (see Sec. 1.57).
[8]	Board Ready. This flag indicates if the board is ready for acquisition (PLL and ADCs are correctly synchronized). Options are: 0 = board is not ready to start the acquisition; 1 = board is ready to start the acquisition. <b>Note:</b> this bit should be checked after software reset to ensure that the board will enter immediately in run mode after the RUN mode setting; otherwise, a latency between RUN mode setting and Acquisition start might occur.
[14:9]	Reserved.
[15]	S-IN (VME boards) or GPI (DT/NIM boards) Status. Reads the logical level on S-IN (GPI) front panel connector.
[16]	TRG-IN Status. Reads the logical level on TRG-IN front panel connector.
[19]	Channels Shutdown Status. This bit monitors the shutdown of the channels according to bit[8] of register 0x1n88 (see Sec. 1.20) and the procedure described at 0x81C0 register (see Sec. 1.54). Options are: 0 = channels are ON; 1 = channels are in shutdown.

[23:20]	<p>Bits[23:20] (bits[21:20] in case of DT, NIM and 8-channel VME versions) monitor the temperature status of the board channels. Each bit refers to a 4-channel mezzanine, i.e. bit[20] refers to channels 3-0, bit[21] to channels 7-4, and so on. When at least one of the channels in the mezzanine exceeds the 70°C limit (85°C in case of x725S/x730S models), the relevant bit is set automatically to 1. As soon as at least one of these bits becomes 1, the board enters the temperature protection condition which causes the automatic channel turn-off and the acquisition RUN stop (if it was on):</p> <ol style="list-style-type: none"> <li>1. Bit[19] becomes 1.</li> <li>2. Bit[2] of register 0x8100 (see Sec. <b>1.32</b>) is automatically set to 0. Data possibly stored at the moment can be readout in any case.</li> </ol> <p>When all the bits[23:20] (bits[21:20]) become 0, the board exits the temperature protection condition. This means that the channel temperature reached at least 61°C (74°C in case of x725S/x730S models). The user has then to turn on the board channels and the acquisition RUN (if necessary):</p> <ol style="list-style-type: none"> <li>1. Bit[0] of register 0x81C0 (see Sec. <b>1.54</b>) must be set to 0 (bit[19] of register 0x8104 becomes 0, see Sec. <b>1.33</b>).</li> <li>2. Bit[2] of register 0x8100 must be set to 1 (see Sec. <b>1.32</b>).</li> </ol>
[31:24]	<p>Reserved.</p> <p><b>Note:</b> in case of DT, NIM and 8-channel VME boards, bits[31:22] are reserved.</p>

## 1.34 Software Trigger

Writing this register causes a software trigger generation which is propagated to all the enabled channels of the board.

Address        0x8108  
Mode            W  
Attribute       C

Bit	Description
[31:0]	Write whatever value to generate a software trigger.

## 1.35 Global Trigger Mask

This register sets which signal can contribute to the global trigger generation.

Address      0x810C  
Mode         R/W  
Attribute     C

Bit	Description
[7:0]	<p>Bit n corresponds to the trigger request from couple n that participates to the global trigger generation (<math>n = 0, \dots, 3</math> for DT, NIM and 8-channel VME boards; <math>n = 0, \dots, 7</math> for 16-channel VME boards). Options are:  0 = trigger request does not participate to the global trigger generation;  1 = trigger request participates to the global trigger generation.</p> <p>Couple n corresponds to the two consecutive channels <math>2n</math> and <math>2n+1</math>: couple 0 is channel 0 and channel 1, couple 1 is channel 2 and channel 3, and so on. The trigger request from the couple can be programmed through register 0x1nA0 (see Sec. 1.23) to be the AND/OR/one of the channels.</p> <p><b>Note:</b> in case of DT, NIM and 8-channel VME boards, only bits[3:0] are meaningful, while bits[7:4] are reserved.</p>
[19:8]	<p>Reserved.</p> <p><b>Note:</b> in case of DT, NIM and 8-channel VME Boards, bits[19:4] are reserved.</p>
[23:20]	Majority Coincidence Window. Sets the time window for the majority coincidence in units of the Trigger Clock (8 ns for 730 and 725). Majority level must be set different from 0 through bits[26:24].
[26:24]	<p>Majority Level. Sets the majority level for the global trigger generation. For a level m, the trigger fires when at least m+1 of the enabled trigger requests (bits[7:0] or [3:0]) are over-threshold inside the majority coincidence window (bits[23:20]).</p> <p><b>Note:</b> The majority level must be smaller than the number of channel enabled via bits[7:0] mask (or [3:0]).</p>
[28:27]	Reserved.
[29]	<p>LVDS Trigger (VME boards only). When enabled, the trigger from LVDS I/O participates to the global trigger generation (in logic OR). Options are:  0 = disabled;  1 = enabled.</p>
[30]	<p>External Trigger (default value is 1). When enabled, the external trigger on TRG-IN participates to the global trigger generation in logic OR with the other enabled signals. Options are:  0 = disabled;  1 = enabled.</p>
[31]	<p>Software Trigger (default value is 1). When enabled, the software trigger participates to the global trigger signal generation in logic OR with the other enabled signals. Options are:  0 = disabled;  1 = enabled.</p>

## 1.36 Front Panel TRG-OUT (GPO) Enable Mask

This register sets which signal can contribute to generate the signal on the front panel TRG-OUT LEMO connector (GPO in case of DT and NIM boards).

Address      0x8110  
Mode         R/W  
Attribute     C

Bit	Description
[7:0]	<p>This mask sets the trigger requests participating in the TRG-OUT (GPO) signal. Bit <math>n</math> corresponds to the trigger request from couple <math>n</math> (<math>n=0,\dots,3</math> in case of DT, NIM and 8-channel VME boards; <math>n = 0,\dots, 7</math> in case of 16-channel VME boards). Options are:  0 = Trigger request does not participate to the TRG- OUT (GPO) signal;  1 = Trigger request participates to the TRG-OUT (GPO) signal.</p> <p>Couple <math>n</math> corresponds to the two consecutive channels <math>2n</math> and <math>2n+1</math>: couple 0 is channel 0 and channel 1, couple 1 is channel 2 and channel 3, and so on. The trigger request from the couple can be programmed through register 0x1nA0 (see Sec. <b>1.23</b>) to be the AND/OR/one of the two channels.</p> <p><b>Note:</b> In case of DT, NIM and 8-channels VME boards, only bits[3:0] are meaningful while bis[7:4] are reserved.</p>
[9:8]	<p>TRG-OUT (GPO) Generation Logic. The enabled trigger requests (bits [7:0] or [3:0]) can be combined to generate the TRG-OUT (GPO) signal.</p> <p>Options are:  00 = OR;  01 = AND;  10 = Majority;  11 = Reserved.</p>
[12:10]	<p>Majority Level. Sets the majority level for the TRG-OUT (GPO) signal generation. Allowed level values are between 0 and 7 for VME boards, while between 0 and 3 for DT, NIM and 8-channel VME boards. For a level <math>m</math>, the trigger fires when at least <math>m+1</math> of the trigger requests are generated by the enabled couples of channels (bits [7:0] or [3:0]) .</p>
[28:13]	Reserved.
[29]	<p>LVDS Trigger Enable (VME boards only). LVDS connectors programmed as inputs (according to registers 0x811C and 0x81A0, see respectively Sec. <b>1.38</b> and Sec. <b>1.52</b>) can participate in the TRG-OUT (GPO) signal generation, in logic OR with the other enabled signals.</p> <p>Options are:  0 = disabled;  1 = enabled.</p>
[30]	<p>External Trigger (default value is 1). When enabled, the external trigger on TRG-IN can participate in the TRG-OUT (GPO) signal generation in logic OR with the other enabled signals.</p> <p>Options are:  0 = disabled;  1 = enabled.</p>
[31]	<p>Software Trigger (default value is 1). When enabled, the software trigger can participate in the TRG-OUT (GPO) signal generation in logic OR with the other enabled signals. Options are:  0 = disabled;  1 = enabled.</p>

## 1.37 LVDS I/O Data

This register allows to read out the logic level of the LVDS I/Os if the LVDS pins are configured as outputs, and to set the logic level of the LVDS I/Os if the pins are configured as inputs.

**Note:** this register is supported by VME boards only.

Address        0x8118  
Mode            R/W  
Attribute       C

Bit	Description
[15:0]	<p>LVDS I/O Data (VME boards only).</p> <p>It is the logic level of the corresponding nth LVDS I/O to read out or write, according to its direction (0x811C, bit[5:2], see Sec. <b>1.38</b>). A write operation sets the corresponding pin logic state if configured as input, while a read operation returns the logic state of the corresponding pin if configured as output.</p> <p>In case of Old LVDS I/O Features (0x811C, bit[8] = 0, see Sec. <b>1.38</b>), the general purpose I/O option must be set (0x811C, bit[7:6] = 00, see Sec. <b>1.38</b>).</p> <p>In case of New LVDS I/O Features (0x811C, bit[8] = 1, see Sec. <b>1.38</b>), REGISTER mode must be set (0000 option in the 0x81A0 register, see Sec. <b>1.52</b>).</p>
[31:16]	Reserved.

## 1.38 Front Panel I/O Control

This register manages the front panel I/O connectors. Default value is 0x000000.

Address 0x811C  
Mode R/W  
Attribute C

Bit	Description
[0]	LEMO I/Os Electrical Level. This bit sets the electrical level of the front panel LEMO connectors: TRG-IN, TRG-OUT (GPO in case of DT and NIM boards), S-IN (GPI in case of DT and NIM boards). Options are: 0 = NIM I/O levels; 1 = TTL I/O levels.
[1]	TRG-OUT Enable (VME boards only). Enables the TRG-OUT LEMO front panel connector. Options are: 0 = enabled (default); 1 = high impedance. <b>Note:</b> this bit is reserved in case of DT and NIM boards.
[2]	LVDS I/O [3:0] Direction (VME boards only). Sets the direction of the signals on the first 4-pin group of the LVDS I/O connector. Options are: 0 = input; 1 = output. <b>Note:</b> this bit is reserved in case of DT and NIM boards.
[3]	LVDS I/O [7:4] Direction (VME boards only). Sets the direction of the second 4-pin group of the LVDS I/O connector. Options are: 0 = input; 1 = output. <b>Note:</b> this bit is reserved in case of DT and NIM boards.
[4]	LVDS I/O [11:8] Direction (VME boards only). Sets the direction of the third 4-pin group of the LVDS I/O connector. Options are: 0 = input; 1 = output. <b>Note:</b> this bit is reserved in case of DT and NIM boards.
[5]	LVDS I/O [15:12] Direction (VME boards only). Sets the direction of the fourth 4-pin group of the LVDS I/O connector. Options are: 0 = input; 1 = output. <b>Note:</b> this bit is reserved in case of DT and NIM boards.
[7:6]	LVDS I/O Signal Configuration (VME boards only). Valid for old LVDS I/O features only (0x811C, bit[8] = 0, see Sec. 1.38). Options are: 00 = general purpose I/Os: LVDS I/Os work as register; I/O direction is configured through bit[5:2]; the logic level is read out or set in the 0x8118 register (see Sec. 1.37). 01 = programmed I/Os: direction and function of the LVDS signals are fixed (see the tabled signal pinout in the digitizer User Manual). 10 = pattern mode: LVDS signals are inputs and their value is written into the header PATTERN field of the event (see the digitizer User Manual); 11 = reserved. <b>Note:</b> these bits are reserved in case of DT and NIM boards.
[8]	LVDS I/O New Features Selection (VME boards only). Options are: 0 = LVDS old features; 1 = LVDS new features. The new features options can be configured through register 0x81A0 (see Sec. 1.52). Please, refer to the User Manual for all details. <b>Note:</b> LVDS I/O New Features option is valid from motherboard firmware revision 3.8 on. <b>Note:</b> this bit is reserved in case of DT and NIM boards.

[9]	<p>LVDS I/Os Pattern Latch Mode (VME boards only). Options are:  0 = Pattern (i.e. 16-pin LVDS status) is latched when the (internal) global trigger is sent to channels, in consequence of an external trigger. It accounts for post- trigger settings and input latching delays;  1 = Pattern (i.e. 16-pin LVDS status) is latched when an external trigger arrives.  <b>Note:</b> this bit is reserved in case of DT and NIM boards.</p>
[10]	<p>TRG-IN control. The board trigger logic can be synchronized either with the edge of the TRG-IN signal, or with its whole duration.  <b>Note:</b> this bit must be used in conjunction with bit[11] = 0.  Options are:  0 = trigger is synchronized with the edge of the TRG-IN signal;  1 = trigger is synchronized with the whole duration of the TRG-IN signal.</p>
[11]	<p>TRG-IN to Mezzanines (channels). Options are:  0 = TRG-IN signal is processed by the motherboard and sent to mezzanine (default). The trigger logic is then synchronized with TRG-IN;  1 = TRG-IN is directly sent to the mezzanines with no mother board processing nor delay. This option can be useful when TRG-IN is used to veto the acquisition.  <b>Note:</b> if this bit is set to 1, then bit[10] is ignored.</p>
[13:12]	Reserved.
[14]	<p>Force TRG-OUT (GPO). This bit can force TRG-OUT (GPO in case of DT and NIM boards) test logical level if bit[15] = 1. Options are:  0 = Force TRG- OUT (GPO) to 0;  1 = Force TRG-OUT (GPO) to 1.</p>
[15]	<p>TRG-OUT (GPO) Mode. Options are:  0 = TRG-OUT (GPO) is an internal signal (according to bits[17:16]);  1 = TRG-OUT (GPO) is a test logic level set via bit[14].</p>
[17:16]	<p>TRG-OUT (GPO) Mode Selection. Options are:  00 = Trigger: TRG- OUT/GPO propagates the internal trigger sources according to register 0x8110 (see Sec. 1.36);  01 = Motherboard Probes: TRG-OUT/GPO is used to propagate signals of the motherboards according to bits[19:18];  10 = Channel Probes: TRG-OUT/GPO is used to propagate signals of the mezzanines (Channel Signal Virtual Probe);  11 = S-IN (GPI) propagation.</p>
[19:18]	<p>Motherboard Virtual Probe Selection (to be propagated on TRG- OUT/GPO). Options are:  00 = RUN/delayedRUN: this is the RUN in case of ROC FPGA firmware rel. less than 4.12. This probe can be selected according to bit[20].  01 = CLKOUT: this clock is synchronous with the sampling clock of the ADC and this option can be used to align the phase of the clocks in different boards;  10 = CLK Phase;  11 = BUSY/UNLOCK: this is the board BUSY in case of ROC FPGA firmware rel. 4.5 or lower. This probe can be selected according to bit[20].</p>
[20]	<p>According to bits[19:18], this bit selects the probe to be propagated on TRG-OUT .  If bits[19:18] = 00, then bit[20] options are:  0 = RUN, the signal is active when the acquisition is running and it is synchronized with the start run. This option must be used to synchronize the start/stop of the acquisition through the TRG-OUT-&gt;TR-IN or TRG-OUT-&gt;S-IN (GPI) daisy chain.  1 = delayedRUN. This option can be used to debug the synchronization when the start/stop is propagated through the LVDS I/O (VME boards).  If bits[19:18] = 11, then bit[20] options are:  0 = Board BUSY;  1 = PLL Lock Loss.  <b>Note:</b> this bit is reserved in case of ROC FPGA firmware rel. 4.5 or lower.  <b>Note:</b> this bit corresponds to BUSY/UNLOCK for ROC FPGA firmware rel. less than 4.12.</p>
[22:21]	<p>Pattern Configuration. Configures the information given by the 16-bit PATTERN field in the header of the event format (VME only).  Options are:  00 = PATTERN: 16-bit pattern latched on the 16 LVDS signals as one trigger arrives (default);  Other options are reserved.</p>

[31:23]	Reserved.
---------	-----------

## 1.39 Channel Enable Mask

This register enables/disables selected channels to participate in the event readout. Disabled channels are not operative.

**WARNING:** this register must not be modified while the acquisition is running.

Address        0x8120  
Mode            R/W  
Attribute       C

Bit	Description
[15:0]	Channel Enable Mask. Bit n can enable/disable channel n to participate in the event readout. Options are: 0 = disabled; 1 = enabled. <b>Note:</b> bits[15:8] are reserved in case of DT, NIM and 8-channel VME boards.
[31:16]	Reserved.

## 1.40 ROC FPGA Firmware Revision

This register contains the motherboard FPGA (ROC) firmware revision information.

The complete format is:

Firmware Revision = X.Y (16 lower bits)

Firmware Revision Date = Y/M/DD (16 higher bits)

**EXAMPLE 1:** revision 3.08, November 12th, 2007 is 0x7B120308.

**EXAMPLE 2:** revision 4.09, March 7th, 2016 is 0x03070409.

**Note:** the nibble code for the year makes this information to roll over each 16 years.

Address	0x8124
Mode	R
Attribute	C

Bit	Description
[7:0]	ROC Firmware Minor Revision Number (Y).
[15:8]	ROC Firmware Major Revision Number (X).
[31:16]	ROC Firmware Revision Date (Y/M/DD).

## 1.41 Voltage Level Mode Configuration

When the Voltage Level Mode is enabled (bit[2:0] = 100 (bin) of register 0x8144, see Sec. 1.44), this register sets the DAC value to be provided on the front panel MON/Sigma output LEMO connector: 1 LSB = 0.244 mV, terminated on 50 Ohm.

**Note:** this register is supported by VME boards only.

Address        0x8138  
Mode            R/W  
Attribute       C

Bit	Description
[11:0]	DAC Voltage Setting (VME boards only). The corresponding output value is multiplied by 0.244 mV.
[31:12]	Reserved

## 1.42 Software Clock Sync

At power-on, a Sync command is issued by the firmware to the ADCs to synchronize all of them to the clock of the board. In the standard operating, this command is not required to be repeated by the user.

A write access to this register (any value) forces the PLL to re-align all the clock outputs with the reference clock.

**EXAMPLE:** in case of Daisy chain clock distribution among VME boards, during the initialization and configuration, the reference clocks along the Daisy chain can be unstable and a temporary loss of lock may occur in the PLLs; although the lock is automatically recovered once the reference clocks return stable, it is not guaranteed that the phase shift returns to a known state. This command allows the board to restore the correct phase shift between the CLK-IN and the internal clocks.

**Note:** this register is supported by VME boards only.

**Note:** the command must be issued starting from the first to the last board in the clock chain.

**Note:** if a Sync command is intentionally issued, the user must consider that a new channels calibration procedure is needed for a correct board operating (register 0x809C, see Sec. 1.31).

Address	0x813C
Mode	W
Attribute	C

Bit	Description
[31:0]	Write whatever value to generate a Sync command.

## 1.43 Board Info

This register contains the specific information of the board, such as the digitizer family, the channel memory size and the channel density.

Address        0x8140  
 Mode            R  
 Attribute       C

Bit	Description
[7:0]	Digitizer Family Code. Options are: 0x0E = 725 digitizer family; 0x0B = 730 digitizer family.
[15:8]	Channel Memory Size Code. Options are: 0x01 = 640 kS acquisition memory per channel; 0x08 = 5.12 MS acquisition memory per channel.
[23:16]	Equipped Channels Number. Options are: 0x10 = 16 channels (VME boards); 0x08 = 8 channels (DT, NIM and 8-channel VME boards). <b>Note:</b> if this number is lower than the physical channels number, there could be a communication problem with some of the mezzanines.
[31:24]	Reserved.

## 1.44 Analog Monitor Mode

This register selects which output mode is provided on the MON/Sigma front panel LEMO connector.

**Note:** this register is supported by VME boards only.

Address        0x8144  
Mode            R/W  
Attribute       C

Bit	Description
[2:0]	Analog Monitor Mode (VME boards only). Options are: 000 = Trigger Majority mode; 001 = Test mode; 010 = reserved; 011 = Buffer Occupancy mode; 100 = Voltage Level mode; Others = reserved. <b>Note:</b> In case of "Trigger Majority Mode", the trigger request from the couple can be programmed through register 0x1nA0 (see Sec. <b>1.23</b> ) to be the AND/OR/one of the two channels. Please, refer to the digitizer User Manual for a detailed description.
[31:3]	Reserved.

## 1.45 Event Size

This register contains the current available event size in 32-bit words. The value is updated after a complete readout of each event.

Address        0x814C  
Mode           R  
Attribute      C

Bit	Description
[31:0]	Event Size (32-bit words).

## 1.46 Time Bomb Downcounter

This is a down counter value. If the value is constant, the firmware license is enabled and the current firmware can be used without any time limitation. If the value decreases with time, the firmware will stop working (no possibility to enter RUN mode) after 30 minutes after module power-on. If the value is 0, the time bomb has expired, and module is not allowed to enter in RUN mode without power cycling the module.

Address        0x8158  
Mode            R  
Attribute       C

Bit	Description
[31:0]	Down counter value. If this value is constant the DPP firmware is licensed

## 1.47 Fan Speed Control

This register manages the on-board fan speed in order to guarantee an appropriate cooling according to the internal temperature variations.

**Note:** from revision 4 of the motherboard PCB (register 0xF04C of the Configuration ROM, see Sec. 1.87), the automatic fan speed control has been implemented, and it is supported by ROC FPGA firmware revision greater than 4.4 (register 0x8124, see Sec. 1.40).

Independently of the revision, the user can set the fan speed high by setting bit[3] = 1. Setting bit[3] = 0 will restore the automatic control for revision 4 or higher, or the low fan speed in case of revisions lower than 4.

**Note:** this register is supported by Desktop (DT) boards only.

Address	0x8168
Mode	R/W
Attribute	C

Bit	Description
[2:0]	Reserved: Must be 0.
[3]	Fan Speed Mode. Options are: 0 = slow speed or automatic speed tuning; 1 = high speed.
[5:4]	Reserved: Must be 1.
[31:6]	Reserved: Must be 0.

## 1.48 Run/Start/Stop Delay

This register sets the delay in the Start Run of the board either the command is issued by software, or by hardware through a single-ended (via S-IN/GPI or TRG-IN connectors) or differential (via LVDS I/O connector) input signal. This delay especially occurs in the daisy chain propagation of the run signal in a multi-board system. The latency, mainly due to the cable length and the board's internal circuitry, can be compensated by properly delaying the start of run for each board in the chain. The delay value to set is usually zero for the last board and rises going backwards along the chain.

Address        0x8170  
Mode            R/W  
Attribute       C

Bit	Description
[7:0]	Delay value in steps of 8 ns for 730 and 725.
[31:8]	Reserved.

## 1.49 Board Failure Status

This register informs on the cause of a board fail. In event of a failure, bit[26] in the second word of the event format header is set to 1 during data readout (refer to the event structure description in the User Manual of the digitizer). Reading at this register checks which kind of error occurred.

**Note:** in case of problems with the board, the user is recommended to contact CAEN for support.

Address        0x8178  
 Mode           R  
 Attribute      C

Bit	Description
[3:0]	Reserved.
[4]	PLL Lock Loss. Options are: 0 = no error; 1 = PLL Lock Loss occurred.
[5]	Temperature Failure. Options are: 0 = no error; 1 = Temperature Failure occurred (i.e. at least one channel is in over-temperature condition).
[6]	ADC Power Down. Options are: 0 = no error; 1 = ADC Power Down occurred (i.e. at least one channel is in power down mode due to an automatic over-temperature protection).
[31:7]	Reserved.

## 1.50 Disable External Trigger

The External Trigger on TRG-IN connector can be disabled through this register. Any functionality related to TRG-IN is disabled as well.

Address        0x817C  
Mode          R/W  
Attribute      C

Bit	Description
[0]	Options are: 0: external trigger enabled; 1: external trigger disabled.
[31:1]	Reserved

## 1.51 Trigger Validation Mask

Sets the trigger validation logic

Address      0x8180+(4n), n=couple index  
 Mode        R/W  
 Attribute    G

Bit	Description
[7:0]	Bit n corresponds to the trigger request from couple of channels n (n=0,...,7) which participates to the generation of the trigger validation signal. Couple n corresponds to the two consecutive channels 2n and 2n+1, i.e. couple 0 is channel 0 and channel 1, couple 1 is channel 2 and channel 3, etc. The trigger request from the couple can be programmed as the local shaped trigger from register 0x1nA0 (see Sec. 1.23), choosing among the options: AND/OR/one of the channels.
[9:8]	Operation Mask. Sets the logic operation among the enabled trigger request signals. Options are: 00: OR; 01: AND; 10: majority; 11: reserved.
[12:10]	Sets the majority level. For a level m the majority fires when at least m+1 trigger requests are high.
[27:13]	Reserved
[28]	LVDS I/O Global Trigger: when enabled (VME form factor only) the global trigger from LVDS I/O participates to the trigger validation generation (in logic OR). Options are: 0: disabled; 1: enabled.
[29]	LVDS I/O Individual Trigger: when enabled (VME form factor only) the individual trigger from LVDS I/O participates to the trigger validation generation (in logic OR). Options are: 0: disabled; 1: enabled.
[30]	External Trigger: when enabled the external trigger from TRG-IN front panel connector participates to the trigger validation generation (in logic OR). Options are: 0: disabled; 1: enabled.
[31]	Software Trigger: when enabled the software trigger participates to the trigger validation generation (in logic OR). Options are: 0: disabled; 1: enabled.

## 1.52 Front Panel LVDS I/O New Features

If the LVDS I/O new features are enabled (bit[8] = 1 of 0x811C, see Sec. 1.38), this register programs the functions of the front panel LVDS I/O 16-pin connector. It is possible to configure the LVDS I/O pins by group of four (4). Options are:

- 1) 0000 = REGISTER, where the four LVDS I/O pins act as register (write/read according to the configured input/output option);
- 2) 0001 = TRIGGER, where each group of four LVDS I/O pins can be configured to receive an input trigger for each couple of channels, or to propagate out the trigger request;
- 3) 0010 = nBUSY/nVETO, where each group of four LVDS I/O pins can be configured as inputs (0 = reserved, 1 = reserved, 2 = reserved, 3 = nRun In) or as outputs (0 = reserved, 1 = reserved, 2 = reserved, 3 = nRun );
- 4) 0011 = LEGACY, that is to say according to the old LVDS I/O configuration (i.e. ROC FPGA firmware revisions lower than 3.8), where the LVDS can be configured as 0 = nclear TTT, and 1 = 2 = 3 = reserved in case of input LVDS setting, while they can be configured as 0 = Busy, 1 = Data ready, 2 = Trigger, 3 = Run in case of output LVDS setting.

Please refer to the Front Panel LVDS I/Os section of the digitizer User Manual for detailed description.

**Note:** LVDS I/O new features are supported from ROC FPGA firmware revision 3.8 on.

**Note:** this register is supported by VME boards only.

Address        0x81A0  
Mode            R/W  
Attribute       C

Bit	Description
[3:0]	LVDS I/O pins[3:0] Configuration.
[7:4]	LVDS I/O pins[7:4] Configuration.
[11:8]	LVDS I/O pins[11:8] Configuration.
[15:12]	LVDS I/O pins[15:12] Configuration.
[31:16]	Reserved.

## 1.53 Buffer Occupancy Gain

If the Buffer Occupancy Mode is selected (bit[2:0] = 011 of 0x8144, see Sec. 1.44), the LEMO MON/Sigma output connector provides a voltage level whose amplitude increases in fixed steps exactly with the number of events in the event buffer. Each step of the output voltage level is 0.976 mV. A gain can be applied to the step by this register. Allowed values are in the range [0:A]. The default value, 0, means no gain applied while writing 0xn means that the fixed step is  $0.976 \cdot 2^n$  mV.

**Note:** this register is supported from ROC FPGA firmware revision 4.9 on.

**Note:** this register is supported by VME boards only.

Address	0x81B4
Mode	R/W
Attribute	C

Bit	Description
[3:0]	Buffer Occupancy Gain.
[31:4]	Reserved.

## 1.54 Channels Shutdown

This register allows to switch on all the channels of the board after they have been switched off by the automatic shutdown procedure. Channels must be switched on only once the board exits the temperature protection condition.

**Note:** bit[0] is forced to 1 while the board remains in the temperature protection condition.

**Note:** it is not recommended to use this register to shutdown the channels (bit[0] = 1) when the board is out of the temperature protection condition.

Address        0x81C0  
Mode            W  
Attribute       C

Bit	Description
[0]	Channels Shutdown. Options are: 0 = no shutdown command is issued; 1 = a shutdown command is issued.
[31:1]	Reserved.

## 1.55 Extended Veto Delay

This register is valid for VME boards only and set the duration of the Extended VetoIn signal for trigger inhibit on TRG-OUT when bit[12]=1 of 0x8100 register (see Sec. 1.32). Such function is useful in particular cases of synchronization of a multi-board system.

**Note:** This register is valid from ROC FPGA fw revision 4.16 on.

Address        0x81C4  
Mode           R/W  
Attribute      C

Bit	Description
[15:0]	Extended VetoIn duration value in units of Trigger Clock (8 ns for 730 and 725).
[31:16]	Reserved.

## 1.56 Readout Control

This register is mainly intended for VME boards, anyway some bits are applicable also for DT and NIM boards.

Address      0xEF00  
Mode          R/W  
Attribute     C

Bit	Description
[2:0]	VME Interrupt Level (VME boards only). Options are: 0 = VME interrupts are disabled; 1,...,7 = sets the VME interrupt level. <b>Note:</b> these bits are reserved in case of DT and NIM boards.
[3]	Optical Link Interrupt Enable. Options are: 0 = Optical Link interrupts are disabled; 1 = Optical Link interrupts are enabled.
[4]	VME Bus Error / Event Aligned Readout Enable (VME boards only). Options are: 0 = VME Bus Error / Event Aligned Readout disabled (the module sends a DTACK signal until the CPU inquires the module); 1 = VME Bus Error / Event Aligned Readout enabled (the module is enabled either to generate a Bus Error to finish a block transfer or during the empty buffer readout in D32). <b>Note:</b> this bit is reserved (must be 1) in case of DT and NIM boards.
[5]	VME Align64 Mode (VME boards only). Options are: 0 = 64-bit aligned readout mode disabled; 1 = 64-bit aligned readout mode enabled. <b>Note:</b> this bit is reserved (must be 0) in case of DT and NIM boards.
[6]	VME Base Address Relocation (VME boards only). Options are: 0 = Address Relocation disabled (VME Base Address is set by the on-board rotary switches); 1 = Address Relocation enabled (VME Base Address is set by register 0xEF0C, see Sec. 1.59). <b>Note:</b> this bit is reserved (must be 0) in case of DT and NIM boards.
[7]	Interrupt Release mode (VME boards only). Options are: 0 = Release On Register Access (RORA): this is the default mode, where interrupts are removed by disabling them either by setting VME Interrupt Level to 0 (VME Interrupts) or by setting Optical Link Interrupt Enable to 0; 1 = Release On Acknowledge (ROAK). Interrupts are automatically disabled at the end of a VME interrupt acknowledge cycle (INTACK cycle). <b>Note:</b> ROAK mode is supported only for VME interrupts. ROAK mode is not supported on interrupts generated over Optical Link. <b>Note:</b> this bit is reserved (must be 0) in case of DT and NIM boards.
[8]	Extended Block Transfer Enable (VME boards only). Selects the memory interval allocated for block transfers. Options are: 0 = Extended Block Transfer Space is disabled, and the block transfer region is a 4kB in the 0x0000 - 0x0FFC interval; 1 = Extended Block Transfer Space is enabled, and the block transfer is a 16 MB in the 0x00000000 - 0xFFFFFFF0 interval. <b>Note:</b> in Extended mode, the board VME Base Address is only set via the on-board [31:28] rotary switches or bits[31:28] of register 0xEF10 (see Sec. 1.60). <b>Note:</b> this register is reserved in case of DT and NIM boards.
[31:9]	Reserved.

## 1.57 Readout Status

This register contains information related to the readout.

Address        0xEF04  
Mode            R  
Attribute       C

Bit	Description
[0]	Event Ready. Indicates if there are events stored ready for readout. Options are: 0 = no data ready; 1 = event ready.
[1]	Reserved.
[2]	Bus Error (VME boards) / Slave-Terminated (DT/NIM boards) Flag. Options are: 0 = no Bus Error occurred (VME boards) or no terminated transfer (DT/NIM boards); 1 = a Bus Error occurred (VME boards) or one transfer has been terminated by the digitizer in consequence of an unsupported register access or block transfer prematurely terminated in event aligned readout (DT/NIM). <b>Note:</b> this bit is reset after register readout at 0xEF04 (see Sec. 1.57).
[3]	VME FIFO Flag. Options are: 0 = VME FIFO not empty; 1 = VME FIFO is empty.
[31:4]	Reserved.

## 1.58 Board ID

The meaning of this register depends on which VME crate it is inserted in.

In case of VME64X crate versions, this register can be accessed in read mode only and it contains the GEO address of the module picked from the backplane connectors; when CBLT is performed, the GEO address will be contained in the Board ID field of the Event header (see the User Manual for further details).

In case of other crate versions, this register can be accessed both in read and write mode, and it allows to write the correct GEO address (default setting = 0) of the module before CBLT operation. GEO address will be contained in the Board ID field of the Event header (see the User Manual for further details).

**Note:** this register is supported by VME boards only.

Address	0xEF08
Mode	R/W
Attribute	C

Bit	Description
[4:0]	GEO Address (VME boards only).
[31:5]	Reserved.

## 1.59 MCST Base Address and Control

This register configures the board for the VME Multicast Cycles.

**Note:** this register is supported by VME boards only.

Address        0xEF0C  
 Mode           R/W  
 Attribute      C

Bit	Description
[7:0]	These bits contain the most significant bits of the MCST/CBLT address of the module set via VME, that is the address used in MCST/CBLT operations.
[9:8]	Board Position in Daisy chain. Options are: 00 = board disabled; 01 = last board; 10 = first board; 11 = intermediate board.
[31:10]	Reserved.

## 1.60 Relocation Address

If address relocation is enabled through register 0xEF00 (bit[6] = 1, see Sec. 1.56), this register sets the VME Base Address of the module.

**Note:** this register is supported by VME boards only.

Address        0xEF10  
Mode            R/W  
Attribute       C

Bit	Description
[15:0]	These bits contain the A31...A16 bits of the address of the module. If bit[6] = 1 of 0xEF00 (see Sec. 1.56), they set the VME Base Address of the module.
[31:16]	Reserved.

## 1.61 Interrupt Status/ID

This register contains the STATUS/ID that the module places on the VME data bus during the Interrupt Acknowledge cycle.

**Note:** this register is supported by VME boards only.

Address        0xEF14  
Mode            R/W  
Attribute       C

Bit	Description
[31:0]	STATUS/ID (VME boards only).

## 1.62 Interrupt Event Number

This register sets the number of events that causes an interrupt request. If interrupts are enabled, the module generates a request whenever it has stored in memory a Number of Events > INTERRUPT EVENT NUMBER.

Address        0xEF18  
Mode           R/W  
Attribute      C

Bit	Description
[9:0]	INTERRUPT EVENT NUMBER.
[31:10]	Reserved.

## 1.63 Aggregate Number per BLT

This register sets the maximum number of complete aggregates which has to be transferred for each block transfer (via VME BLT/CBLT cycles or block readout through Optical Link).

Address        0xEF1C  
Mode            R/W  
Attribute       C

Bit	Description
[9:0]	Number of complete aggregates to be transferred for each block transfer (BLT).
[31:10]	Reserved.

## 1.64 Scratch

This register can be used to write/read words for test purposes.

Address        0xEF20  
Mode           R/W  
Attribute      C

Bit	Description
[31:0]	SCRATCH.

## 1.65 Software Reset

All the digitizer registers can be set back to their default values on software reset command by writing any value at this register, or by system reset from backplane in case of VME boards.

Address        0xEF24  
Mode            W  
Attribute       C

Bit	Description
[31:0]	Whatever value written at this location issues a software reset. All registers are set to their default values (actual settings are lost).

## 1.66 Software Clear

All the digitizer internal memories are cleared:

- automatically by the firmware at the start of each run;
- on software command by writing at this register;
- by hardware (VME boards only) through the LVDS interface properly configured.

A clear command does not change the registers actual value, except for resetting the following registers:

- Event Stored;
- Event Size;
- Channel / Group n Buffer Occupancy.

This register resets also the trigger time stamp.

Address	0xEF28
Mode	W
Attribute	C

Bit	Description
[31:0]	Whatever value written at this location generates a software clear.

## 1.67 Configuration Reload

A write access of any value at this location causes a software reset, a reload of Configuration ROM parameters and a PLL reconfiguration.

Address        0xEF34  
Mode            W  
Attribute       C

Bit	Description
[31:0]	Write whatever value to perform a software reset, a reload of Configuration ROM parameters and a PLL reconfiguration.

## 1.68 Configuration ROM Checksum

This register contains information on 8-bit checksum of Configuration ROM space.

Address        0xF000  
Mode            R  
Attribute       C

Bit	Description
[7:0]	Checksum.
[31:8]	Reserved.

## 1.69 Configuration ROM Checksum Length BYTE 2

This register contains information on the third byte of the 3-byte checksum length (i.e. the number of bytes in Configuration ROM to checksum).

Address        0xF004  
Mode           R  
Attribute      C

Bit	Description
[7:0]	Checksum Length: bits[23:16].
[31:8]	Reserved.

## 1.70 Configuration ROM Checksum Length BYTE 1

This register contains information on the second byte of the 3-byte checksum length (i.e. the number of bytes in Configuration ROM to checksum).

Address        0xF008  
Mode           R  
Attribute      C

Bit	Description
[7:0]	Checksum Length: bits[15:8].
[31:8]	Reserved.

## 1.71 Configuration ROM Checksum Length BYTE 0

This register contains information on the first byte of the 3-byte checksum length (i.e. the number of bytes in Configuration ROM to checksum).

Address        0xF00C  
 Mode          R  
 Attribute     C

Bit	Description
[7:0]	Checksum Length: bits[7:0].
[31:8]	Reserved.

## 1.72 Configuration ROM Constant BYTE 2

This register contains the third byte of the 3-byte constant.

Address        0xF010  
Mode           R  
Attribute      C

Bit	Description
[7:0]	Constant: bits[23:16] = 0x83.
[31:8]	Reserved.

## 1.73 Configuration ROM Constant BYTE 1

This register contains the second byte of the 3-byte constant.

Address        0xF014  
Mode           R  
Attribute      C

Bit	Description
[7:0]	Constant: bits[15:8] = 0x84.
[31:8]	Reserved.

## 1.74 Configuration ROM Constant BYTE 0

This register contains the first byte of the 3-byte constant.

Address        0xF018  
Mode           R  
Attribute      C

Bit	Description
[7:0]	Constant: bits[7:0] = 0x01.
[31:8]	Reserved.

## 1.75 Configuration ROM C Code

This register contains the ASCII C character code (identifies this as CR space).

Address        0xF01C  
 Mode          R  
 Attribute     C

Bit	Description
[7:0]	ASCII 'C' Character Code.
[31:8]	Reserved.

## 1.76 Configuration ROM R Code

This register contains the ASCII R character code (identifies this as CR space).

Address        0xF020  
Mode            R  
Attribute       C

Bit	Description
[7:0]	ASCII 'R' Character Code.
[31:8]	Reserved.

## 1.77 Configuration ROM IEEE OUI BYTE 2

This register contains information on the third byte of the 3-byte IEEE Organizationally Unique Identifier (OUI).

Address        0xF024  
Mode           R  
Attribute      C

Bit	Description
[7:0]	IEEE OUI: bits[23:16].
[31:8]	Reserved.

## 1.78 Configuration ROM IEEE OUI BYTE 1

This register contains information on the second byte of the 3-byte IEEE Organizationally Unique Identifier (OUI).

Address        0xF028  
Mode           R  
Attribute      C

Bit	Description
[7:0]	IEEE OUI: bits[15:8].
[31:8]	Reserved.

## 1.79 Configuration ROM IEEE OUI BYTE 0

This register contains information on the first byte of the 3-byte IEEE Organizationally Unique Identifier (OUI).

Address        0xF02C  
Mode            R  
Attribute       C

Bit	Description
[7:0]	IEEE OUI: bits[7:0].
[31:8]	Reserved.

## 1.80 Configuration ROM Board Version

This register contains the board version information.

Address        0xF030  
Mode            R  
Attribute       C

Bit	Description
[7:0]	Board Version Code. Options are: 0xF0 = V1725/VX1725/DT5725/N6725; 0xF1 = V1725B/VX1725B/DT5725B/N6725B; 0xF2 = V1725C/VX1725C; 0xF3 = V1725D/VX1725D; 0xF4 = V1725S/VX1725S/DT5725S/N6725S; 0xF5 = V1725BS/VX1725BS/DT5725BS/N6725BS; 0xF6 = V1725CS/VX1725CS; 0xF7 = V1725DS/VX1725DS; 0xC0 = V1730/VX1730/DT5730/N6730; 0xC1 = V1730B/VX1730B/DT5730B/N6730B; 0xC2 = V1730C/VX1730C; 0xC3 = V1730D/VX1730D; 0xC4 = V1730S/VX1730S/DT5730S/N6730S; 0xC5 = V1730BS/VX1730BS/DT5730BS/N6730BS; 0xC6 = V1730CS/VX1730CS; 0xC7 = V1730DS/VX1730DS.
[31:8]	Reserved.

## 1.81 Configuration ROM Board Form Factor

This register contains the information of the board form factor.

Address        0xF034  
 Mode           R  
 Attribute      C

Bit	Description
[7:0]	Board Form Factor CAEN Code. Options are: 0x00 = VME64; 0x01 = VME64X; 0x02 = Desktop; 0x03 = NIM.
[31:8]	Reserved.

## 1.82 Configuration ROM Board ID BYTE 1

This register contains the MSB of the 2-byte board identifier.

Address        0xF038  
Mode            R  
Attribute       C

Bit	Description
[7:0]	Board Number ID: bits[15:8].
[31:8]	Reserved.

## 1.83 Configuration ROM Board ID BYTE 0

This register contains the LSB information of the 2-byte board identifier.

Address        0xF03C  
Mode            R  
Attribute       C

Bit	Description
[7:0]	Board Number ID: bits[7:0].
[31:8]	Reserved.

## 1.84 Configuration ROM PCB Revision BYTE 3

This register contains information on the fourth byte of the 4-byte hardware revision.

Address        0xF040  
Mode           R  
Attribute      C

Bit	Description
[7:0]	PCB Revision: bits[31:24].
[31:8]	Reserved.

## 1.85 Configuration ROM PCB Revision BYTE 2

This register contains information on the third byte of the 4-byte hardware revision.

Address        0xF044  
Mode           R  
Attribute      C

Bit	Description
[7:0]	PCB Revision: bits[23:16].
[31:8]	Reserved.

## 1.86 Configuration ROM PCB Revision BYTE 1

This register contains information on the second byte of the 4-byte hardware revision.

Address        0xF048  
Mode            R  
Attribute       C

Bit	Description
[7:0]	PCB Revision: bits[15:8].
[31:8]	Reserved.

## 1.87 Configuration ROM PCB Revision BYTE 0

This register contains information on the first byte of the 4-byte hardware revision.

Address        0xF04C  
 Mode          R  
 Attribute     C

Bit	Description
[7:0]	PCB Revision: bits[7:0].
[31:8]	Reserved.

## 1.88 Configuration ROM FLASH Type

This register contains information on which FLASH type (storing the FPGA firmware) is present on- board.

Address        0xF050  
Mode            R  
Attribute       C

Bit	Description
[7:0]	FLASH Type. Options are: 0x00 = 8 Mb FLASH; 0x01 = 32 Mb FLASH; 0x02 = 64 Mb FLASH. <b>Note:</b> for x730 and x725 digitizers, this byte must be 0x01; for x730S and x725S models, it must be 0x02.
[31:8]	Reserved.

## 1.89 Configuration ROM Board Serial Number BYTE 1

This register contains information on the MSB of the board serial number.

Address        0xF080  
Mode            R  
Attribute       C

Bit	Description
[7:0]	Board Serial Number: bits[15:8].
[31:8]	Reserved.

## 1.90 Configuration ROM Board Serial Number BYTE 0

This register contains information on the LSB of the board serial number.

Address        0xF084  
Mode            R  
Attribute       C

Bit	Description
[7:0]	Board Serial Number: bits[7:0].
[31:8]	Reserved.

## 1.91 Configuration ROM VCXO Type

This register contains information on which type of VCXO is present on-board.

Address        0xF088  
Mode            R  
Attribute       C

Bit	Description
[31:0]	VCXO Type Code. Options for VME Digitizers are: 0 = AD9510 with 1 GHz; 1 = AD9510 with 500 MHz (not programmable); 2 = AD9510 with 500 MHz (programmable). Options for Desktop/NIM Digitizers are: Reserved (value = 0).

## 2 DPP-PHA Memory Organization

Each channel has a fixed amount of RAM memory to save the events. The memory is divided into a programmable number of buffers (also called “aggregates”), where each buffer contains a programmable number of events. For the 725 and 730 families, each buffer is shared between two channels, i.e. channel 0 and channel 1, channel 2 and channel 3, etc. The event format is programmable as well. The board registers involved are the following:

- “Aggregate Organization” ( $N_b$ ), address 0x800C: defines how many aggregates can be contained in the memory ( $n_{aggr} = 2^{N_b}$ ).
- “Number of Events per Aggregate” ( $N_e$ ), address 0x1n34: defines the number of events contained in one aggregate. The maximum allowed value is 1023.
- “Record Length” ( $N_s$ ), address 0x8020 (0x1n20 for 725 and 730): defines the number of samples for the waveform acquisition, when enabled ( $rec\_len = N_s * 8$  for 725 and 730 series).
- “Board Configuration”, address 0x8000: defines the acquisition mode and the event data format.



**Note:** Those who need to write their own DAQ software, must take care to choose the  $N_e$  value according to the event and buffer size, as explained in the examples in the next section.

Information about the use of these parameters in the CAENDigitizer library can be found in [RD1].

According to the programmed event format, an event can contain a certain number of samples of the waveform, one trigger time stamp, the energy, and the Extras information.

### 2.1 725 and 730 series

The following section describes the structure of the memory organization of 725 and 730 series. The physical memory inside the board is made of memory locations, each of 128-bit (16B). In terms of location occupancy:

Trigger Time Stamp = 1 location;

Waveform (if enabled) = 1 location every 8 samples;


Energy, EXTRAS, and EXTRAS2 = 1 locations.

Fig. 2.1 show the data format as saved into the physical memory for 725 and 730 series. Since two channels share the same buffer one bit is reserved to store the channel number, where 0 corresponds to the odd channel of the couple, and 1 to the even channel.



**Note:** Fig. 2.1 refers to the event storage into the physical memory of the board. Data are then organized in a different format for the event readout. The event readout format is shown in the **Event Data Format** section.

As previously said, the “Record Length” and the “Board Configuration” settings determine the event size; the user must calculate the number of event per buffer ( $N_e$ ) and the number of buffers ( $2^{N_b}$ ) accordingly. When the board runs in List Mode, the event memory contains only two locations, one for the Trigger Time Tag and one for the Energy and EXTRAS. Therefore it is very small and it is suggested to use a big value for  $N_e$  to make the buffer size as big as at least a few KB. Small buffer size results in low readout bandwidth. The only drawback of setting high values for  $N_e$  is that the events are not available for the readout until the buffer is complete; hence there is some latency between the arrival of a trigger and the readout of the relevant event data. Conversely, when the board runs in Oscilloscope Mode, especially when the record length is large, it is more convenient to keep  $N_e$  low (typically 1).



**Fig. 2.1:** Data organization into the Internal Memory of x725 and x730 digitizer.


## 2.2 Event Data Format

When the data readout is performed, the data format will appear as follows.

### Channel Aggregate Data Format for 725 and 730 series

The Channel Aggregate is composed by the set of  $N_e$  events, where  $N_e$  is the programmable number of events contained in one aggregate (see the previous section). The structure of the Channel Aggregate of two events (EVENT 0 and EVENT 1) for 725 and 730 series is shown in Fig. 2.2, where:

#### “CHANNEL AGGREGATE” DATA FORMAT



**Fig. 2.2:** Channel Aggregate Data Format scheme for 725 and 730 series.

- FI: if 1, the second word is the Format Info
- DT: Dual trace enabled flag (1 = enabled, 0 = disabled)
- EE: Energy enabled flag
- ET: Trigger Time Stamp enabled flag

E2: Extras 2 enabled flag

ES: Waveform (samples) enabled flag

EX: Extras option enabled flag:

000 = the word "EXTRAS 2" will be read as:

[31 : 16] = Extended Time Stamp: those 16 bits can be added (most significant bits) to the Time Stamp representation, which becomes a 31+16=47 bit number;

[15 : 0] = The trapezoid baseline value \* 4.

100 = the word "EXTRAS 2" will be read as:

[31 : 16] = Lost Trigger Counter;

[15 : 0] = Total Trigger Counter.

001 = Reserved;

010 = the word "EXTRAS 2" will be read as:

[31 : 16] = Extended Time Stamp: those 16 bits can be added (most significant bits) to the Time Stamp representation, which becomes a 31+16=47 bit number;

[15 : 10] = Reserved;

[9 : 0] = Fine Time Stamp (linear interpolation of the RC-CR2 signal between the events before and after the zero crossing);

011 = Reserved;

100 = the word "EXTRAS 2" will be read as:

[31 : 16] = Lost Trigger Counter;

[15 : 0] = Total Trigger Counter;

101 = the word "EXTRAS 2" will be read as:

[31 : 16] = Event Before the Zero Crossing;

[15 : 0] = Event After the Zero Crossing;

111 = Reserved.



**Note:** to enable the "EXTRAS 2" word set bit[17] of register 0x8000.

AP1: Analog Probe 1 Selection. AP1 can be selected among:

00 = "Input": the input signal from pre-amplified detectors

01 = "RC-CR": first step of the trigger and timing filter

10 = "RC-CR2": second step of the trigger and timing filter

11 = "Trapezoid": trapezoid resulting from the energy filter

AP2: Analog Probe 2 Selection. AP2 can be selected among:

00 = "Input": the input signal from pre-amplified detectors

01 = "Threshold": the RC-CR2 threshold value

10 = "Trapezoid-BL": the trapezoid shape minus its baseline

11 = "Baseline": displays the trapezoid baseline

DP: Digital Virtual Probe Selection. DP can be selected among:

0000 = "Peaking": shows where the energy is calculated

0001 = "Armed": digital input showing where the RC-CR2 crosses the Threshold

0010 = "Peak Run": starts with the trigger and last for the whole event (see [RD2])

0011 = "Pile-Up": shows when there is a pile-up event and corresponds to the time interval when the energy calculation is disabled due to the pile-up event

0100 = "Peaking": shows where the energy is calculated

0101 = "Trg Validation Win": digital input showing the trigger validation acceptance window TVAW (refer to [RD3])

0110 = "BSL Freeze": shows where the trapezoid baseline is frozen for the energy calculation

0111 = "TRG Holdoff": shows the trigger hold-off parameter

1000 = "Trg Validation": shows the trigger validation signal TRG\_VAL (refer to chapter and [RD3])

1001 = "Acq Busy", this is 1 when the board is busy (saturated input signal or full memory board) or there is a veto

1010 = "TRG Window": shows the RT Discrimination Width

1011 = "Ext TRG", shows the external trigger, when available

1100 = "Busy", shows when the memory board is full.

CH: since two consecutive channels share the same buffer, the CH flag identifies whether the even channel or the odd channel participated to the event (0 for even, 1 for odd).

$S_m$  ( $m = 0, 2, 4 \dots n-2$ ): Even Samples of AP1 at time  $t = m$

$S_{m'}$  ( $m' = 1, 3, 4 \dots n-1$ ): if  $DT=0$ , then  $S_{m'}$  corresponds to the odd Samples of AP1 at time  $t = m'$ . Otherwise, if  $DT=1$ , they correspond to even Samples of AP2 at time  $t = m' - 1$

$T_n$ : bit identifying in which sample the Trigger occurred

$D_n$ : Digital Virtual Probe for each sample. The Probe type can be read from the "DP" field in the header

PU: bit identifying a pile-up event or roll-over.

EXTRAS:

bit[0] = LOST EVENT. This is set to 1 when one or more events is lost due to a memory board FULL. The memory can be FULL due to a write event. The first event after the full has this bit set to 1. Refer to Fig. 2.3 for more details;

bit[1] = ROLL-OVER. This bit identifies a time-stamp roll-over. To enable this option set bit[26] = 1 of register 0x1n80. The DPP-PHA algorithm creates a fake event with Time Stamp = 0, Energy = 0, PU = 1, bit[3] and bit[1] of EXTRAS = 1.

bit[2] = RESERVED;

bit[3] = FAKE\_EVENT. A fake event is generated to identify a time stamp roll-over. See also bit[1] of EXTRAS.

bit[4] = INPUT SATURATION: identifies where an event saturated the input dynamics. The event that saturates the dynamics has Energy = 0x7FFFF, while the PU flag is set to 1 only if there is also a pile-up. See Fig. 2.4.

bit[5] = LOST\_TRG: every N lost events this flag is high, where N is set from bits[17:16] of register 0x1nA0 (default value 1024);


bit[6] = TOT\_TRG: every N total events this flag is high, where N is set from bits[17:16] of register 0x1nA0 (default value 1024);

bit[7] = MATCH\_COINC: when bit[19]=1 of register 0x1nA0 then all the events are saved and tagged with this bit when the coincidence criteria is met;


bit[8] = NOTMATCH\_COINC: when bit[19]=1 of register 0x1nA0 then all the events are saved and tagged with this bit when the coincidence criteria is not met;

bit[9] = PILE UP. Identifies a pile-up event.

bit[10] = TRAPEZOID SATURATION. Identifies an events that saturates the trapezoid.



**Fig. 2.3:** EXTRAS bit management in case of FULL memory status. The first event after the FULL has bit[0] = 1, which identifies that some events are lost due to a FULL memory status. The algorithm counts both the lost events and the total number of events, and rise a flag (bit[5] and bit[6] respectively) every N events..



**Fig. 2.4:** Event flag in case of input signal saturation. The events that saturates has EXTRAS bit[4] = 1 and energy = full scale.

## Board Aggregate Data Format

For each readout request (occurring when at least one channel has available data to be read) the “interface FPGA (ROC)” reads one aggregate from each enabled channel memory. No more than one aggregate per channel is read each time. The sample of Channel Aggregates is the Board Aggregate. If one channel has no data, that channel does not come into the Board Aggregate. The data format when all the 16 channels of a VME have available data is as shown in Fig. 2.5, where:

### **"BOARD AGGREGATE" DATA FORMAT for 725 and 730 series**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	BIT	
1	0	1	0	BOARD AGGREGATE SIZE (in lwords)																												HEADER	
BOARD ID				BF	PATTERN																DUAL CHANNEL MASK												
					BOARD AGGREGATE COUNTER																												
BOARD AGGREGATE TIME TAG																																	
DUAL CHANNEL AGGREGATE																																	CH0 / CH1
DUAL CHANNEL AGGREGATE																																	
...																																..	
DUAL CHANNEL AGGREGATE																																CH14 / CH15	

**Fig. 2.5:** Board Aggregate Data Format scheme for 725-730 series.

BOARD AGGREGATE SIZE: total size of the aggregate

BOARD ID: corresponds to the GEO address of the board. In case of VME64X boards this number is automatically set for each board. In case of VME boards this value is by default = 0 for all boards. It is possible to set the GEO address of the boards using register 0xEF08, which is quite useful in case of concatenate BLT (CBLT) read.

BF: Board Fail flag. This bit is set to “1” because of a hardware problem, as for example the PLL unlocking, or over-temperature condition. The user can investigate the problem by checking the error monitor register 0x8178, or contacting CAEN support (refer to Chapter **Technical Support**).



**Note:** BF bit is meaningful only for ROC FPGA firmware revision greater than 4.5. It is reserved for previous releases.

PATTERN: is the value read from the LVDS I/O (VME only);

DUAL CHANNEL MASK: corresponds to the couple of channels participating to the Board Aggregate (725 and 730 only);

**BOARD AGGREGATE COUNTER:** counts the board aggregate. It increases with the increase of board aggregates;

BOARD AGGREGATE TIME TAG: is the time of creation of the aggregate (this does not correspond to any physical quantity);

## Data Block

The readout of the digitizer is done using the Block Transfer (BLT, refer to **[RD1]**); for each transfer, the board gives a certain number of Board Aggregates, consisting in the Data Block. The maximum number of aggregates that can be transferred in a BLT is defined by the Aggregate Number per BLT. In the final readout, each Board Aggregate comes consecutively. In case of  $n$  Board Aggregates, the Data Block is as in Fig. 2.6

### DATA BLOCK

BOARD AGGREGATE 0
BOARD AGGREGATE 1
...
BOARD AGGREGATE $n-1$

Fig. 2.6: Data Block scheme.

## 3 Technical Support

To contact CAEN specialists for requests on the software, hardware, and board return and repair, it is necessary a MyCAEN+ account on [www.caen.it](http://www.caen.it):

<https://www.caen.it/support-services/getting-started-with-mycaen-portal/>

All the instructions for use the Support platform are in the document:




A paper copy of the document is delivered with CAEN boards.  
The document is downloadable for free in PDF digital format at:

<https://www.caen.it/safety-information-product-support>

**CAEN S.p.A.**

Via Vetràia 11  
55049 - Viareggio  
Italy  
Phone +39 0584 388 398  
Fax +39 0584 388 959  
info@caen.it  
[www.caen.it](http://www.caen.it)

**CAEN GmbH**

Eckehardweg 10  
42653 - Solingen  
Germany  
Phone +49 212 254 40 77  
Fax +49 212 254 40 79  
info@caen-de.com  
[www.caen-de.com](http://www.caen-de.com)

**CAEN Technologies, Inc.**

1 Edgewater Street - Suite 101  
Staten Island, NY 10305  
USA  
Phone: +1 (718) 981-0401  
Fax: +1 (718) 556-9185  
info@caentechnologies.com  
[www.caentechnologies.com](http://www.caentechnologies.com)

**CAENspa INDIA Private Limited**

B205, BLDG42, B Wing,  
Azad Nagar Sangam CHS,  
Mhada Layout, Azad Nagar, Andheri (W)  
Mumbai, Mumbai City,  
Maharashtra, India, 400053  
info@caen-india.in  
[www.caen-india.in](http://www.caen-india.in)



UM5678 - 725-730 DPP-PHA - Register Description and Data Format rev. 5 - October 28<sup>th</sup>, 2025 00117-10-DGT28-MUTX

Copyright ©CAEN SpA. All rights reserved. Information in this publication supersedes all earlier versions. Specifications subject to change without notice.