



DT5743


8 Channel 12bit 3.2 GS/s Switched Capacitor Digitizer



Register your device


Register your device to your **MyCAEN+** account and get access to our customer services, such as notification for new firmware or software upgrade, tracking service procedures or open a ticket for assistance. **MyCAEN+** accounts have a dedicated support service for their registered products. A set of basic information can be shared with the operator, speeding up the troubleshooting process and improving the efficiency of the support interactions.

MyCAEN+ dashboard is designed to offer you a direct access to all our after sales services. Registration is totally free, to create an account go to <https://www.caen.it/become-mycaenplus-user> and fill the registration form with your data.



<https://www.caen.it/become-mycaenplus-user/>

Purpose of this Manual



This User Manual contains the hardware description of the DT5743 Digitizers and their principle of operating referred to the firmware revision number **4.29_2.24**.
For higher firmware revisions, look at the Release Notes file of the firmware.

Change Document Record

Date	Revision	Changes
November 17 th , 2014	00	Initial release
January 12 th , 2015	01	Removed "Preliminary". Updated Chap. 5, Sec. Acquisition Synchronization , Sec. Data Transfer Capabilities and Events Readout . Added Sec. Self-Trigger . Added bit[26] in Sec. Event Structure .
February 9 th , 2016	02	Fully revised. Added Sec. Digital Memory Buffer , Sec. BUSY Front Panel LED , Sec. Majority Level , Sec. Veto for the Trigger Rate Counter , Sec. Timer Reset , Sec. Troubleshooting .
July 17 th , 2017	03	Removed the explicit board registers information due to CAEN new policy.
November 20 th , 2020	04	Updated Chaps. 3, 6, 0 and Sec. Data Correction .
April 5 th , 2022	05	Fully revised. Updated text formatting and copyrights. Major changes: Updated Tab. 1.1 , Chap. 7 , Chap. 11 , Sec. Troubleshooting , Chap. 17 . Added Chap. 5 , Chap. 14 , Chap. 15 , Chap. 16 . Fixed the group data format in Fig. 9.8 .
May 26 th , 2025	06	Replaced CAENUpgrader with CAEN Toolbox references within the document. Updated Tab. 1.1 , Chap. 8 . Added Sec. 9.7 . Updated Sec. 9.11.1 , Sec. 9.13.4 , Sec. 9.18.3 , Sec. 9.20 , Chap. 10 , Chap. 11 , Sec. 13.2 , Sec. 13.3 Chap. 17 .

Symbols, Abbreviated Terms, and Notations

DLL	Delay Line Loop
INL	Integral Non-Linearity
PLL	Phase-Locked Loop
TDC	Time to Digital Converter
USB	Universal Serial Bus

Reference Documents

- [RD1] UM11111 – CAEN Toolbox User Manual
- [RD2] Precautions for Handling, Storage, and Installation
- [RD3] GD2783 – First Installation Guide to Desktop Digitizers & MCA
- [RD4] UM1935 - CAENDigitizer User & Reference Manual
- [RD5] UM1934 - CAENComm User & Reference Manual
- [RD6] UM2754 - WaveCatcher User Manual
- [RD7] UM8789 – CAENWaveDemo_x743 User Manual
- [RD8] UM10551 - A5818 User Manual
- [RD9] DS7799 - A4818 Adapter Data Sheet
- [RD10] AN2472 - CONET1 to CONET2 Migration

All CAEN documents can be downloaded at:

<https://www.caen.it/support-services/documentation-area/> (login required)

Manufacturer Contact



CAEN S.p.A.

Via Vetraia, 11 55049 Viareggio (LU) - ITALY

Tel. +39.0584.388.398 Fax +39.0584.388.959

www.caen.it | info@caen.it

© CAEN SpA – 2025

Limitation of Responsibility

If the warnings contained in this manual are not followed, Caen will not be responsible for damage caused by improper use of the device. The manufacturer declines all responsibility for damage resulting from failure to comply with the instructions for use of the product. The equipment must be used as described in the user manual, with particular regard to the intended use, using only accessories as specified by the manufacturer. No modification or repair can be performed.

Disclaimer

No part of this manual may be reproduced in any form or by any means, electronic, mechanical, recording, or otherwise, without the prior written permission of CAEN spa.

The information contained herein has been carefully checked and is believed to be accurate; however, no responsibility is assumed for inaccuracies. CAEN spa reserves the right to modify its products specifications without giving any notice; for up-to-date information please visit www.caen.it.

Made in Italy

We remark that all our boards have been designed and assembled in Italy. In a challenging environment where a competitive edge is often obtained at the cost of lower wages and declining working conditions, we proudly acknowledge that all those who participated in the production and distribution process of our devices were reasonably paid and worked in a safe environment (this is true for the boards marked "MADE IN ITALY", while we cannot guarantee for third-party manufactures).



Index

Purpose of this Manual.....	3
Change Document Record	3
Symbols, Abbreviated Terms, and Notations	3
Reference Documents	3
Manufacturer Contact	4
Limitation of Responsibility	4
Disclaimer	4
Made in Italy	4
Index.....	5
List of Figures	6
List of Tables	7
Safety Notices	8
1 Introduction	10
2 Block Diagram	12
3 Technical Specifications.....	13
4 Packaging and Compliancy.....	15
5 PID (Product Identifier).....	17
6 Power Requirements.....	18
7 Cooling Management	19
7.1 Cleaning Air Vents.....	19
8 Panels Description.....	20
8.1 Front Panel.....	21
8.2 Rear Panel	24
9 Functional Description.....	25
9.1 Analog Input Stage	25
9.2 Sampling in the Analog Memory.....	26
9.3 Digital Memory Buffer	26
9.4 Clock Distribution.....	27
9.5 PLL Mode	28
9.6 Changing the Sampling Frequency.....	28
9.7 Trigger Clock	28
9.8 Data Correction.....	29
9.8.1 Individual Pedestal Correction	29
9.9 Acquisition Run/Stop	30
9.10 Running in Charge Mode	31
9.11 Event Structure	32
9.11.1 Header	33
9.11.2 Data	34
9.12 Acquisition Synchronization.....	36
9.12.1 BUSY Front Panel LED	36
9.13 Trigger Management	37
9.13.1 Software Trigger	37
9.13.2 External Trigger	37
9.13.3 Self-Trigger	38
9.13.4 Trigger Coincidence Level	39
9.13.5 Majority Level	39
9.13.6 TRG-IN as GATE	39
9.14 Trigger Distribution	40
9.15 Multi-board Synchronization Overview	40
9.16 Test Pattern Pulser.....	41
9.17 Hit Rate Monitor	42
9.17.1 Veto for the Trigger Rate Counter	42
9.18 Reset, Clear, and Default Configuration	43
9.18.1 Global Reset	43

9.18.2	Memory Reset	43
9.18.3	Timer Reset	43
9.19	Data Transfer Capabilities and Events Readout	44
9.19.1	Block Transfers	44
9.19.2	Single Data Transfer	44
9.20	Optical Link and USB Access	45
10	Drivers & Libraries	46
10.1	Drivers	46
10.2	Libraries	46
11	Software Tools	48
11.1	CAEN Toolbox	48
11.2	CAENComm Demo	49
WaveDemo_x743	50
11.3	WaveCatcher	51
12	HW Installation	52
12.1	Power-on Status	52
13	Firmware and Upgrades	53
13.1	Firmware Updates	53
13.2	Firmware File Description	53
13.3	Troubleshooting	54
14	Instruction for Cleaning	55
14.1	Cleaning the Air Vents	55
14.2	General Cleaning Safety Precautions	55
15	Device Decommissioning	56
16	Disposal	57
17	Technical Support	58

List of Figures

Fig. 2.1:	Block Diagram	12
Fig. 5.1:	PID location on DT5743 (the number in the picture is purely indicative)	17
Fig. 6.1:	AC/DC power supply provided with the module	18
Fig. 8.1:	Front panel view	20
Fig. 8.2:	Rear panel view	20
Fig. 9.1:	Analog input diagram	25
Fig. 9.2:	Input diagram	26
Fig. 9.3:	Clock distribution diagram	27
Fig. 9.4:	Sampled waveform before individual pedestal correction	29
Fig. 9.5:	Sampled waveform after individual pedestal correction	30
Fig. 9.6:	Parameters used for the charge measurement mode	31
Fig. 9.7:	Event format	32
Fig. 9.8:	Group data format	34
Fig. 9.9:	Group data format in Charge Mode	35
Fig. 9.10:	Trigger management block diagram	37
Fig. 9.11:	Self-trigger generation, trigger request and common trigger logic	38
Fig. 9.12:	Self-Trigger generation	38
Fig. 9.13:	Trigger configuration of GPO front panel connector	40
Fig. 9.14:	FPGA Test pulse with 0xC755 pattern	41
Fig. 9.15:	FPGA Test pulse in reflectometer mode	41
Fig. 9.16:	Principle of the Hit Rate Monitor	42
Fig. 10.1:	Required libraries and drivers	47
Fig. 12.1:	CAEN Toolbox Graphical User Interface	48
Fig. 11.2:	CAENComm Demo graphical interfaces	49
Fig. 11.3:	WaveDemo_x743 software	50
Fig. 11.4:	WAVECatcher software	51
Fig. 12.1:	Front panel LED status after power-on	52


List of Tables

Tab. 1.1: Table of models and related items	11
Tab. 3.1: Specifications table	14
Tab. 4.1: Delivered kit content	15
Tab. 9.1: Map of available CAENDigitizer library functions for the self-trigger management.....	38

Safety Notices

N.B. Read carefully the “Precautions for Handling, Storage and Installation” document provided with the product before starting any operation.

The following HAZARD SYMBOLS may be reported on the unit:

	Caution, refer to product manual
	Caution, risk of electrical shock
	Protective conductor terminal
	Earth (Ground) Terminal
	Alternating Current
	Three-Phase Alternating Current

The following symbol may be reported in the present manual:

	General warning statement
---	---------------------------

The symbol could be followed by the following terms:

- **DANGER:** indicates a hazardous situation which, if not avoided, will result in serious injury or death.
- **WARNING:** indicates a hazardous situation which, if not avoided, could result in death or serious injury.
- **CAUTION:** indicates a situation or condition that, if not avoided, could cause physical injury, or damage the product and / or its environment.

CAUTION: To avoid potential hazards



**USE THE PRODUCT ONLY AS SPECIFIED.
ONLY QUALIFIED PERSONNEL SHOULD PERFORM SERVICE PROCEDURES**

CAUTION: Avoid Electric Overload



**TO AVOID ELECTRIC SHOCK OR FIRE HAZARD, DO NOT POWER A LOAD
OUTSIDE OF ITS SPECIFIED RANGE**

CAUTION: Avoid Electric Shock



**TO AVOID INJURY OR LOSS OF LIFE, DO NOT CONNECT OR DISCONNECT
CABLES WHILE THEY ARE CONNECTED TO A VOLTAGE SOURCE**

CAUTION: Do Not Operate without Covers



**TO AVOID ELECTRIC SHOCK, DO NOT OPERATE THIS PRODUCT IN WET OR
DAMP CONDITIONS**

CAUTION: Do Not Operate in an Explosive Atmosphere



**TO AVOID INJURY OR FIRE HAZARD, DO NOT OPERATE THIS PRODUCT IN
AN EXPLOSIVE ATMOSPHERE**



**THIS DEVICE SHOULD BE INSTALLED AND USED BY SKILLED TECHNICIAN
ONLY OR UNDER HIS SUPERVISION**



**DO NOT OPERATE WITH SUSPECTED FAILURES.
IF YOU SUSPECT THIS PRODUCT TO BE DAMAGED, PLEASE CONTACT THE
TECHNICAL SUPPORT**

See Chap. 0 for the Technical Support contacts.

1 Introduction

The DT5743 is a desktop module housing a 8-channel 12-bit 3.2 GS/s Switched Capacitor Digitizer issued from the collaboration with CEA/IRFU & CNRS/IN2P3/LAL and based on the SAMLONG chip.

The input dynamic range is $2.5 \text{ V}_{\text{pp}}$ (DC coupled) on single ended MCX coaxial connectors. The DC offset is adjustable in the $\pm 1.25\text{V}$ range via a 16-bit DAC on each channel (see Sec. 9.1).

Considering the sampling frequency and the number of bits, it is well suited for very fast signals as the ones generated by fast scintillators coupled to PMTs, Silicon Photomultipliers, APD, Diamond detectors and others.

The analog input signals are continuously sampled inside the SAMLONG chips in a circular analog memory buffer (1024 cells) at the default sampling frequency of 3.2 GS/s (312.5 ps of sampling period); frequencies of 1.6 GS/s, 0.8 and 0.4 GS/s are also software selectable. As a trigger signal arrives, all analog memory buffers are frozen and subsequently digitized with a resolution of 12 bits into a digital memory buffer with independent read and write access. Channel digital memory with software selectable buffer organization depending on the event size allows for up to 7 full events per channel (1 event = $1024 * 12$ bits) consecutively storable.

Each input channel is equipped with a discriminator with a 16-bit programmable threshold, which generates trigger requests. Requests from all channels are processed by the board to generate a common trigger causing all the channels to acquire an event simultaneously. The common board trigger can also be provided externally by software command, or by the front panel TRG-IN input, or by any combination of the channel discriminators and/or the TRG-IN.

During analog to digital conversion process, the DT5743 cannot handle other triggers, thus generating a Dead Time (maximum 125 μs , decreasing proportionally with the configurable recording depth).

Each input channel is equipped with an individual hit rate monitor based on its own discriminator and on two counters giving the number of hits which cross the programmed discriminator threshold (also during the Dead Time) and the time elapsed with a 1 MHz clock (see Sec. 9.17). This permits among others measuring the hit rate with respect to the signal amplitude.

Each input channel is equipped with a digital programmable charge integrator which permits a high-rate measurement in charge mode (see Sec. 0).

Each pair of channels is equipped with a 40-bit TDC (counter) tagging the trigger with the clock delivered to the SAMLONG chips (200 MHz down to 25 MHz depending on the selected sampling frequency).

The DT5743 houses a fixed amplitude pulser on each analog input, which permits an easy complete functionality test and the use of the module in reflectometer mode (see Sec. 9.15).

The module features front panel CLK-IN connector as well as an internal PLL for clock synthesis from internal/external references.

The USB 2.0 interface of the module allows for transfer rate up to 30 MB/s. The Optical Link interface implements CONET proprietary protocol and it can transfer data at 80 MB/s to a CONET slave. Thanks to Daisy chain capability, it is possible to connect up to 8 boards over a single optical link (with A5818 Controller or A4818 Adapter) for a total of 32 boards in the case of the 4-link A5818 Controller. Optical Link and USB accesses are internally arbitrated.

CAEN provides the drivers for each supported communication link, the WaveCatcher readout software, and a set of libraries and demos to manage the x743 boards and develop customized software (see Chap. 10 and Chap. 11).

Board Models		Description
DT5743		8 Ch. 12 bit 3.2GS/s Switched-Capacitor Digitizer: 7 events/ch (1kS/event), EP3C16, SE
Related Products		Description
A2818	PCI 1-Link Optical Link Controller	OBsolete
A3818A	PCIe 1-Link Optical Link Controller	OBsolete
A3818B	PCIe 2-Link Optical Link Controller	OBsolete
A3818C	PCIe 4-Link Optical Link Controller	OBsolete
A4818	USB-3.0 to Optical Link Adapter	
A5818	PCI Express Gen 3 CONET2 Controller	
Accessories		Description
A317	Cable assembly for clock distribution 3-pin AMPMODU IV female terminations, 18 cm	
A317L	Cable assembly for clock distribution 3-pin AMPMODU IV female terminations, 25 cm	
A318	Adapter for Clock signal FISCHER S101A004 male to 3-pin AMPMODU IV female - 10 cm	
DT4700	Clock Generator and FAN-OUT	
A654	Single Channel MCX to LEMO Cable Adapter	
A654 KIT4	4 MCX TO LEMO Cable Adapter	
A654 KIT8	8 MCX TO LEMO Cable Adapter	
A659	A659 - Single Channel MCX to BNC Cable Adapter	
A659 KIT4	4 MCX TO BNC Cable Adapter	
A659 KIT8	8 MCX TO BNC Cable Adapter	
AI2740	Optical Fibre 40 m simplex	
AI2730	Optical Fibre 30 m simplex	
AI2720	Optical Fibre 20 m simplex	
AI2705	Optical Fibre 5 m simplex	
AI2703	Optical Fibre 30 cm simplex	
AY2730	Optical Fibre 30 m duplex	
AY2720	Optical Fibre 20 m duplex	
AY2705	Optical Fibre 5 m duplex	

Tab. 1.1: Table of models and related items

2 Block Diagram




Fig. 2.1: Block Diagram

3 Technical Specifications

GENERAL	Form Factor Desktop	Dimensions 166 W x 69 H x 171 D mm ³	Weight 680 g
ANALOG INPUTS	Number of Channels 8 channels Single ended	Connector MCX	Bandwidth 500 MHz
	Impedance Z_{in} : 50 Ω	Full Scale Range (FSR) 2.5 V _{pp} DC coupled	DC Offset Programmable 16-bit DAC for DC offset adjustment on each channel. Range: ±1.25 V
	Absolute max analog input voltage ±3.5 V		
TEST FUNCTION	One pulser per channel with programmable 16-bit pattern (fixed amplitude)		
DIGITAL CONVERSION	Resolution 12 bits	Sampling Rate 3.2 GS/S - 1.6 GS/s - 0.8 GS/s - 0.4 GS/s SW selectable, simultaneously on each channel	Dead-Time (Event A/D Conversion) 125 μs (max. @ 1024 samples) decreasing proportionally with the depth recording (configurable record length)
	Switched Capacitor Array SAMLONG Fast Analog Memory chip, 2 channels with 1024 storage cells/ch 320 ns minimum recorded time/event		
CHANNEL FPGA	Altera Cyclone EP3C16 (one FPGA manages 4 channels)		
TRIGGER	Trigger Source - <i>Self-trigger</i> : channel over/under threshold (based on analog discriminator on each channel with DAC adjusted threshold) for Common trigger generation - <i>External-trigger</i> : common trigger by TRG-IN connector - <i>Software-trigger</i> : common trigger by software command	Trigger Propagation GPO programmable digital output Trigger Time Stamp 40-bit counter, 5-ns resolution, 83-min range Timer reset by GPI connector Trigger Threshold Programmable 16-bit DAC output per channel (±1.25V)	
ACQUISITION MEMORY	7 full event/ch @ 1024 S/event Multi-event Buffer Independent read and write access; programmable event size and post-trigger		
TIMING RESOLUTION	< 8 ps RMS (5 ps RMS typical) @ 3.2GS/s Obtained at thermal regime, after INL time calibration and with dual-pulse timing measurement by pulse generator Test conditions: periodic input pulses with 1V Amplitude, 1kHz Frequency, rise time of 0.8/1.6/2.5 ns; the resolution does not change significantly when varying the delay Δt between the two pulses Note: it is recommended to provide proper cooling to improve the resolution performances		
NOISE LEVEL	0.75 mV RMS		
ADC CLOCK GENERATION	Clock source: internal/external. On-board programmable PLL provides generation of the main board clocks from an internal (50 MHz loc. oscillator) or external (front panel CLK-IN connector) reference		
DIGITAL I/O	CLK-IN (AMP Modu II) AC coupled differential input clock: LVDS, ECL, PECL, LVPECL, CML (single ended NIM/TTL available by A318 adapter) Z_{diff} = 100 Ω Accuracy < 100 ppm	TRG-IN (LEMO) External trigger digital input: NIM/TTL Signal width > 10 ns Z_{in} = 50 Ω GPO (LEMO) Trigger digital output: NIM/TTL R_t = 50 Ω	GPI (LEMO) SYNC/START front panel digital input: NIM/TTL Signal width > 10 ns Z_{in} = 50 Ω
COMMUNICATION INTERFACES	Optical Link CAEN CONET proprietary protocol Up to 80 MB/s transfer rate Daisy chain: maximum 8 ADC modules connectable to the A4818 Adapter; 32 ADC modules to a A5818 Controller (8 per link)		USB USB 2.0 compliant Up to 30 MB/s transfer rate
FIRMWARE	Normal Mode (default) Waveform recording		Upgrades Supported via USB/Optical Link
	Charge Mode (sw selectable) Input pulse high-rate charge integration		
SOFTWARE	Readout SW <i>WaveCatcher</i> (Windows® only) <i>WaveDemo_x743</i> (Windows®, Linux®) including C source files and VS project.		Libraries and Tools General purpose C libraries (Windows®, Linux®) Configuration tools

ENVIRONMENTAL	Environment:	Indoor use
	Operating Temperature:	0°C to +40°C
	Storage Temperature:	-10°C to +60°C
	Operating Humidity:	10% to 90% RH non condensing
	Storage Humidity:	5% to 90% RH non condensing
	Altitude:	< 2000m
	Pollution Degree:	2
	Overshoot Category:	II
REGULATORY COMPLIANCE	EMC	Safety
	CE 2014/30/EU Electromagnetic Compatibility Directive	CE 2014/35/EU Low Voltage Directive
POWER REQUIREMENTS	1.5 A (Typ.) @ +12 V DC AC-DC 12 V / 45 W power unit included	


Tab. 3.1: Specifications table

4 Packaging and Compliancy

The DT5743 digitizer is available as Desktop module housed in a metal case and two external stand-up rubber frames, one on the front and one on the rear panel (module dimensions: 166 x 69 x 171 mm³, W x H x D, excluding connectors).

The device is inspected by CAEN before shipment, and it is guaranteed to leave the factory free of mechanical or electrical defects.

The content of the delivered package standardly consists of the part list shown in the table below (**Tab. 4.1**).

	Part	Description	Qt
	DT5743	8 Channel 12 bit 3.2 GS/s Digitizer	x1
	Power supply cable and adapter	Standard C13 Power Supply chord L=2MT and AC-DC 12V-45W Adapter	x1
	USB cable	USB A to B HI-SPEED cable L=2MT	x1
	Documentation	UM2748 – DT5743 User Manual	-

Tab. 4.1: Delivered kit content

CAUTION: to manage the product, consult the operating instructions provided.

When receiving the unit, the user is strictly recommended to:

- Inspect containers for damage during shipment. Report any damage to the freight carrier for possible insurance claims.
- Check that all the components received match those listed on the enclosed packing list as in **Tab. 4.1**. (CAEN cannot accept responsibility for missing items unless any discrepancy is promptly notified).
- Open shipping containers; be careful not to damage contents.

- Inspect contents and report any damage. The inspection should confirm that there is no exterior damage to the unit such as broken knobs or connectors and that the front panel is not scratched or cracked. Keep all packing material until the inspection has been completed.
- If damage is detected, file a claim with carrier immediately and notify CAEN service (see Chap. 17).
- If equipment must be returned, carefully repack equipment in the original shipping container with original packing materials, if possible. Please contact CAEN service (see Chap. 17).
- If equipment is not installed when unpacked, place equipment in original shipping container and store in a safe place until ready to install.



DO NOT SUBJECT THE ITEM TO UNDUE SHOCK OR VIBRATIONS



DO NOT BUMP, DROP OR SLIDE SHIPPING CONTAINERS



DO NOT LEAVE ITEMS OR SHIPPING CONTAINERS UNSUPERVISED IN AREAS WHERE UNTRAINED PERSONNEL MAY MISHANDLE THE ITEMS



USE ONLY ACCESSORIES WHICH MEET THE MANUFACTURER SPECIFICATIONS

For a correct and safe use of the module, refer to Chap. 6 and Chap. 7.

5 PID (Product Identifier)

The PID is the unique identifier of CAEN modules. It is an incremental number greater than 10000 that is reported on a label which is affixed to the product case (Fig. 5.1). The PID is also stored onboard in a non-volatile memory readable by the CAENDigitizer library[**RD4**] and the CAEN Toolbox software[**RD6**].



Fig. 5.1: PID location on DT5743 (the number in the picture is purely indicative)



Note: The PID substitutes the serial number previously identifying CAEN boards.



Note: The serial number is still valid to identify older boards, where the PID label is not present.

6 Power Requirements

The DT5743 module is powered by the external AC/DC stabilized power supply unit included in the digitizer kit (Fig. 6.1).

The typical required current is 1.5 A (@+12V).

Switchbox FRA030/045/050 Series

30 - 50W SINGLE OUTPUT AC/DC DESKTOP ADAPTOR

Features

- Universal input
- IEC320 receptacle 2P or 3P
- Optional output connector
- OVP, OCP, OPP, auto recovery
- CEC compliance



Specifications

INPUT		OUTPUT		CEC*
MODEL NUMBER	OUTPUT VOLTAGE	OUTPUT CURRENT	MAX WATTS	
FRA030-S05-X	5~7 V	6.00~4.30 A	30 W	
FRA045-S09-X	7~9 V	6.00~5.00 A	45 W	X
FRA045-S12-X	12~15 V	3.75~3.00 A	45 W	X
FRA045-S15-X	15~18 V	3.00~2.50 A	45 W	X
FRA045-S24-X	18~24 V	2.50~1.88 A	45 W	X
FRA050-S12-X	12~15 V	4.17~3.33 A	50 W	X
FRA050-S15-X	15~18 V	3.33~2.87 A	50 W	X
FRA050-S24-X	18~24 V	2.78~2.08 A	50 W	X
FRA050-S36-X	30~36 V	1.67~1.38 A	50 W	X
FRA050-S48-X	40~48 V	1.25~1.04 A	50 W	X

*CEC compliance model provide under customer's request.
*CEC compliance model standby power (@ no load) <0.5W.

Note:
X = IEC type code
X = 4, IEC320 C14 X = 6, IEC320 C6 X = 8, IEC320 C8

GENERAL


Std output connector Dc barrel jack.
Std output cable/length UL1185, #18AWG / 5 ft.

ENVIRONMENTAL

Operating temperature 0°C to +40°C.
Storage temperature -20°C to +85°C.

STANDARDS

Safety standards IEC/UL/EN60950-1, CE, CB.
EMC EN55022 (CISPR 22) class B, FCC class B.



powerbox
www.powerbox.info

20081029

Fig. 6.1: AC/DC power supply provided with the module

 **Note.:** If using a different power supply source, like battery or linear type, it is recommended to provide +12 V and, at least 2 A to the DT5743; the power jack is a 2.1 mm type, a suitable cable is the RS 656-3816 type (or similar)

7 Cooling Management

The D5743 Digitizer can operate in the external temperature range $0^{\circ} \div +40^{\circ}\text{C}$ [RD2].

It is equipped with air flow fans installed onboard, which take care of the proper cooling of the board.



**EXTERNAL FANS MUST BE USED WHEN THE BOARD IS INSTALLED IN A
SETUP WITH POOR AIR FLOW**

The User must take care to provide a proper cooling to the board with external fan if the board is used in an enclosure or if the board is installed in a setup with poor air flow. Excessive temperature will, in first instance, reduce the performance and the quality of the measurements and can also damage the board.

If the board is stored in cold environment, please check for water condensation before power on.

The board has not been tested for radiation hardness. High energy particles can be source of errors and can damage the FPGA. If used in strong proton or neutron beams, arrange proper shielding, or remote the sensors with a custom cable.

7.1 Cleaning Air Vents

CAEN recommends to occasionally clean the air vents on all vented sides of the board or crate, if present. Lint, dust, and other foreign matter can block the vents and limit the airflow. Be sure to power off the board and disconnect it from the power by physically detach the power chord before cleaning the air vents and follow the general cleaning safety precautions.



**IT IS UNDER THE RESPONSIBILITY OF THE CUSTOMER A NON-COMPLIANT
USE OF THE PRODUCT**

8 Panels Description




Fig. 8.1: Front panel view




Fig. 8.2: Rear panel view

8.1 Front Panel

CHx		FUNCTION	MECHANICAL SPECS
		FUNCTION Input connectors CH0 to CH7 receiving analog signals from the detector	MECHANICAL SPECS Series: MCX connectors Type: CS 85MCX-50-0-16 Manufacturer: SUHNER Suggested plug: MCX-50-2-16 type Suggested cable: RG174 type
		ELECTRICAL SPECS Signal level: single-ended Input dynamics: 2.5 V _{pp} Input impedance (Z_{in}): 50 Ω Abs. max. analog input voltage: ±3.5 V	

CLK IN		FUNCTION	MECHANICAL SPECS
		FUNCTION Input connector receiving the external reference clock	MECHANICAL SPECS Series: AMPMODU connectors Type: 3-102203-4 (3-pin) Manufacturer: AMP Inc.
		ELECTRICAL SPECS Signal level: differential (LVDS, ECL, PECL, LVPECL, CML); single-ended to differential A318 adapter available by ordering option (see Tab. 1.1) Coupling: AC Z_{diff} : 100 Ω Accuracy < 100 ppm	PINOUT  <p>Pinout diagram for the CLK IN connector, showing a 3-pin configuration:</p> <ul style="list-style-type: none"> GND (Ground): Pin 1 CLK- (Clock Negative): Pin 2 CLK+ (Clock Positive): Pin 3



CLK IN LED (GREEN): indicates the external clock is enabled

GPO		
	<p>FUNCTION</p> <p>General purpose digital output connector providing common trigger output as OR of:</p> <ul style="list-style-type: none"> - Software trigger (default) - External trigger - Ored trigger from the enabled channel couples <p>See also Sec. 9.14</p> <p>ELECTRICAL Specs</p> <p>Signal level: NIM or TTL</p> <p>Requires 50 Ω termination</p>	<p>MECHANICAL Specs</p> <p>Series: 101 A 004 connectors</p> <p>Type: DLP 101 A 004-28</p> <p>Manufacturer: FISCHER</p> <p>Alternatively:</p> <p>Type: EPL 00 250 NTN</p> <p>Manufacturer: LEMO</p>

TRG IN		
	<p>FUNCTION</p> <p>Digital input connector for the external trigger</p> <p>ELECTRICAL Specs</p> <p>Signal level: NIM or TTL (software selectable)</p> <p>Input impedance (Z_{in}): 50 Ω</p>	<p>MECHANICAL Specs</p> <p>Series: 101 A 004 connectors</p> <p>Type: DLP 101 A 004-28</p> <p>Manufacturer: FISCHER</p> <p>Alternatively:</p> <p>Type: EPL 00 250 NTN</p> <p>Manufacturer: LEMO</p>

GPI		
	<p>FUNCTION</p> <p>General purpose digital input connector programmable as reset of the time stamps (see Sec. 9.18.3) or Start/Stop acquisition (see Sec. 9.9)</p> <p>ELECTRICAL Specs</p> <p>Signal level: NIM or TTL (software selectable)</p> <p>Input impedance (Z_{in}): 50 Ω</p>	<p>MECHANICAL Specs</p> <p>Series: 101 A 004 connectors</p> <p>Type: DLP 101 A 004-28</p> <p>Manufacturer: FISCHER</p> <p>Alternatively:</p> <p>Type: EPL 00 250 NTN</p> <p>Manufacturer: LEMO</p>

TTL (GREEN), NIM (GREEN): indicates the standard TTL or NIM is set for GPO, TRG-IN, and GPI.

LINK	FUNCTION	MECHANICAL Specs
	<p>FUNCTION</p> <p>Optical link connector for data readout and flow control. Daisy chainable. Compliant with optical fibers 50/125 μm OM2 and OM3 (back compliant with 62.5/125 μm OM1) featuring LC connectors on both sides</p> <p>ELECTRICAL Specs</p> <p>Transfer rate: up to 80 MB/s</p>	<p>Series: SFF Transceivers</p> <p>Type: FTLF8519F-2KNL (LC connectors)</p> <p>Manufacturer: FINISAR</p>
		<p>PINOUT</p> 

LINK LEDs (GREEN/YELLOW): right LED (GREEN) indicates the network presence, while left LED (YELLOW) signals the data transfer activity

USB	FUNCTION	MECHANICAL Specs
	<p>FUNCTION</p> <p>USB connector for data readout and flow control</p> <p>ELECTRICAL Specs</p> <p>Standard: USB-2.0 and USB-1.0 compliant</p> <p>Transfer rate: up to 30 MB/s</p>	<p>Series: USB connectors</p> <p>Type: 787780-2 (B-Type)</p> <p>Manufacturer: AMP Inc.</p>

USB LINK LED (GREEN): indicates the USB communication is active

DIAGNOSTIC LEDs	
	<p>TTL (GREEN): indicates GPO, TRG IN, and GPI signals are TTL</p> <p>NIM (GREEN): indicates GPO, TRG IN, and GPI signals are NIM</p> <p>PLL LOCK (GREEN): indicates the PLL is locked to the reference clock</p> <p>PLL BYPS (GREEN): indicates the PLL drives directly the ADCs. PLL circuit is switched off and PLL LOCK LED is turned off</p> <p>RUN (GREEN): indicates the acquisition is running (data taking)</p> <p>TRG (GREEN): indicates the trigger is accepted</p> <p>DRDY (GREEN): indicates the event/data is present in the Output Buffer</p> <p>BUSY (RED): indicates all the buffers are full for at least one channel or the board cannot accept new triggers due to the digital conversion dead time</p>

8.2 Rear Panel

SPARE LINK		FUNCTION Auxiliary connector reserved for CAEN usage ELECTRICAL Specs <i>Not available</i>	MECHANICAL Specs Series: Header connectors Type: 7610-5002-5+5 Manufacturer: 3M
12V		FUNCTION Input connector for the desktop Digitizer main power supply from the external AC/DC adapter ELECTRICAL Specs <i>See Chap. 6.</i>	MECHANICAL Specs Series: CC power supply connectors Type: RAPC722X (DC power jack) Manufacturer: Switchcraft Inc. PINOUT 
I - O		FUNCTION ON/OFF power supply button : O → power supply is OFF I → power supply is ON ELECTRICAL Specs <i>Not available</i>	MECHANICAL Specs Series: A1 switches Type: A11331122000 (Single pole two way) Manufacturer: Molveno
LABEL		FUNCTION Descriptive and identification label reporting: <ul style="list-style-type: none">– Model Name– Input range– CE conformity marking– PID (see Chap. 5); note that older modules feature a 4-digit Serial Number on a blue label	

9 Functional Description

9.1 Analog Input Stage

Input dynamics is $2.5 \text{ V}_{\text{pp}}$ on single ended MCX coaxial connectors (see Chap. 8). A 16-bit DAC allows to add up to a $\pm 1.25 \text{ V}$ DC offset to preserve the full dynamic range also in the extreme case of unipolar, positive or negative input signal.

The input bandwidth ranges from DC to 500 MHz (@3dB) by 2nd order linear phase anti-aliasing low pass filter.




Fig. 9.1: Analog input diagram

Setting the DC offset can be managed by WaveCatcher software[RD6] or through the `Set/GetChannelDCOffset()` functions of the CAENDigitizer library[RD3].

9.2 Sampling in the Analog Memory

The analog input signals from each pair of channels are continuously sampled into one SAMLONG chip, which consists of a matrix of Delay Line Loops (DLLs) generating a 3.2 GS/s sampling frequency from an input clock of 200 MHz; 1.6 GS/s, 0.8 and 0.4 GS/s frequencies are also software selectable (see Sec. 9.6).

Signals produced by the DLLs simultaneously open write switches in both sampling channels, where the differential input signals are sampled (1024 sampling capacitance cells per channel).

After being started by the so-called “Run” signal (corresponding to the WRITE signal on Fig. 9.2) going high, the DLLs run continuously in a circular fashion (after reaching the end of the matrix, samples are over written) until decoupled from the write switches when the Run signal goes down. This actually takes place after the arrival of a trigger signal synchronously delayed by the so-called post-trigger delay (managed by the `SetSAMPostTriggerSize()` function of the CAENDigitizer library[RD4]) which finally provokes the freezing of the currently stored signal in the sampling capacitance cells.

Subsequently, the cells are multiplexed into the 12-bit ADCs whose output are stored by the FPGA into the Digital Memory Buffer and made ready for readout in the shape of events data.

A 16-bit DAC allows to add up a ± 1.25 V DC offset to preserve the full dynamic range also in the extreme case of unipolar positive or negative input signals (see Sec. 9.1).




Fig. 9.2: Input diagram

Detailed documentation of the SAMLONG chip is available at:

http://electronique.lal.in2p3.fr/echanges/USBWaveCatcher/Documentation/Boards&Chips/doc_SAMLONG_rev1.pdf

(in case the active link above doesn't work, copy and paste it on the internet browser)

9.3 Digital Memory Buffer

Each pair of input channels shares a SRAM memory in the channel FPGA (see Fig. 2.1) that is organized into buffers whose number depends on the event size. This Digital Memory can consecutively store up to 7 full events per channel (1 full event = 1024 samples). It is possible to configure the board to read less than 1024 samples per event, so extending the number of events consecutively storable in the Digital Memory. This option is managed by the `SetRecordLength()` function of the CAENDigitizer library ([RD4]) or by the WaveCatcher software ([RD6]).

9.4 Clock Distribution




Fig. 9.3: Clock distribution diagram

The clock distribution of the module takes place on two domains: OSC-CLK and REF-CLK.

The OSC-CLK is a fixed 50-MHz clock coming from an on-board oscillator which handles USB, Optical Link, and Local Bus that takes of the communication between motherboard and mezzanines (see red traces in the Fig. 9.3).

The REF-CLK handles trigger logic, acquisition logic (samples storage into RAM, buffer freezing on trigger) through a clock chain. REF-CLK can be either an external (i.e. a signal on CLK-IN front panel connector) or an internal (via the local oscillator) source. In the latter mode, OSC-CLK and REF-CLK will be synchronous (the operating mode remains the same).

REF-CLK source selection can be done via the WaveCatcher software[RD6] or the CAENDigitizer library[RD4].

The DT5743 makes use of an integrated phase-locked-loop (PLL) and clock distribution device: AD9520. REF-CLK is processed by the AD9520, which delivers 200 MHz clock signals directly to SAMLONG chips (WRITE_CLK on Fig. 9.2, Wr_Clk on Fig. 9.3) and to the mezzanine FPGA. The latter will divide it to produce the 10 MHz clock used both for the readout of the SAMLONG chips (READ_CLK on Fig. 9.2) and for driving the ADC conversion (ADC_Clk on Fig. 9.3).

The AD9520 device also provides a 100 MHz clock to the trigger logics.

Refer to the AD9520 datasheet for more details:

http://www.analog.com/static/imported-files/data_sheets/AD9520-0.pdf

(in case the active link above doesn't work, copy and paste it on the internet browser)

When running with the reduced sampling frequencies, the 200 MHz clock is divided inside the mezzanine FPGA before being sent to the SAMLONG chips via the clock multiplexer as shown in Fig. 9.3.

9.5 PLL Mode

As introduced in Sec. 9.4, the source of the REF-CLK signal (see Fig. 9.3) can be external on CLK-IN front panel connector or internal from the 50MHz local oscillator (default option). Enabling the REF-CLK external source is possible by software (contact CAEN for details). In this case, the CLK-IN LED must be on (see Sec. 8.1).

The following options are allowed:

1. 50 MHz internal clock source – This is the standard operating mode; the default AD9520 configuration and the clock source setting must not be changed. OSC-CLK = REF-CLK.
2. 50 MHz external clock source – The clock source must be set to external; the external clock reference is identical to the frequency of the internal oscillator, so the AD9520 dividers must not be reprogrammed. CLK-IN = OSC-CLK = REF-CLK.
3. External clock source different from 50 MHz – The clock source must be set to external and the AD9520 must be reprogrammed to lock at the new frequency. The sampling frequency remains the same as the nominal one. CLK-IN = REF-CLK \neq OSC-CLK.

Whichever the PLL mode is set, the PLL-LOCK front panel LED must be on if the digitizer is locked.

 **Note:** Users can configure the clock parameters, generate the PLL programming file and load it on the board by using the CAEN Toolbox software [RD1]

9.6 Changing the Sampling Frequency

The sampling frequency of the SAMLONG chips can be programmed through the WaveCatcher software or the *SetSAMSamplingFrequency()* library function [RD6][RD4].

The admitted values are:

- 3.2 GS/s (default)
- 1.6 GS/s
- 0.8 GS/s
- 0.4 GS/s

9.7 Trigger Clock

The Trigger logic works at 100 MHz, that is $\frac{1}{2}$ FRONT-END CLCK (see Fig. 9.3).

9.8 Data Correction

To compensate for unavoidable construction differences among the SAMLONG chips, the digitizer requires different types of data corrections. Each digitizer is factory calibrated during the production test and the correction parameters are stored on an on-board non-volatile memory. The corrections are not applied at FPGA level but must be implemented runtime/offline at software level by the User. Software and libraries provided by CAEN (see Chapp. 10, 11) automatically read the correction parameters from the on-board memory and apply them to the raw data provided by the digitizer.

The different data correction types are:

- **Line Offset Correction:** this correction permits reducing the baseline noise down to ~ 0.95 mV RMS. With this sole calibration performed, waveform data is already directly usable with a dynamic range of 11.5 bits and a sampling time precision of around 20 ps RMS. The factory stored correction parameters cannot be modified by the user.
- **Individual Pedestal Correction:** this correction permits reducing the baseline noise down to around 0.75 mV RMS, thus increasing the dynamic range to 11.7 bits. The factory stored correction parameters can be modified by the user.
- **Time INL Correction:** this correction compensates for the fixed time dispersion along the sampling matrix allowing the eventual sampling time precision to scale down to around 5 ps RMS. The factory stored correction parameters cannot be modified; the user can only enable or disable the correction in the software [RD6].
- **Trigger Threshold DAC Offset Correction:** this correction is necessary to obtain the best precision for small signals on the trigger threshold for the channel input discriminator. The factory stored correction parameters cannot be modified by the user.

9.8.1 Individual Pedestal Correction

This is the only data correction for which the User can modify the factory stored parameters. It is recommended to perform this correction once the setup is ready.

After the Line Offset correction, there is still a small residual individual offset distribution remaining on the baseline that is removed by applying the individual pedestal correction.

Fig. 9.4 and **Fig. 9.5** show the waveform before and after this residual pedestal correction.




Fig. 9.4: Sampled waveform before individual pedestal correction




Fig. 9.5: Sampled waveform after individual pedestal correction

The individual pedestal correction is managed by the WaveCatcher software in the following conditions **[RD6]**:

- All the board channels must be disconnected.
- Calibration must be done after the board is at its thermal regime.
- Calibration must be repeated each time the temperature conditions vary significantly.

9.9 Acquisition Run/Stop

The acquisition can be started and stopped in different ways:

- **SW CONTROLLED** (default): Start and Stop take place by software command (configurable by the `Set/GetAcquisitionMode()`, `SWStartAcquisition()` and `SWStopAcquisition()` library functions of the CAENDigitizer library**[RD4]**, WaveCatcher**[RD6]**, and WaveDemo_x743 software**[RD7]**).
- **GPI CONTROLLED MODE**: Start is issued as the GPI signal is set high and the Stop occurs when it is set low (configurable by the `Set/GetAcquisitionMode()`, `SWStartAcquisition()` and `SWStopAcquisition()` functions of the CAENDigitizer library**[RD4]**).
- **FIRST TRIGGER CONTROLLED**: The first TTL/NIM pulse arriving at the TRG-IN connector (leading edge) is used to start the acquisition, while next arriving pulses are sensed as triggers for event taking. The Stop acquisition must be SW controlled (configurable by the `Set/GetAcquisitionMode()`, `SWStartAcquisition()` and `SWStopAcquisition()` functions of the CAENDigitizer library**[RD4]**).



Note: Only the SW Controlled mode is currently managed by the WaveCatcher software**[RD6]**.

9.10 Running in Charge Mode

The DT5743 features an embedded Charge Mode which permits using the FPGA to calculate the charge comprised within a predefined part of each event. As the calculation is performed by the firmware, the acquisition rate can raise up to 7 kHz for full events (depending on the signal input rate). The system will start the summation at a predefined cell value (REF_CELL_FOR_CHARGE). It will last until a total number N (CHARGE_LENGTH) of cells have been summed. Then the result will be stored in a dedicated FIFO (CHARGE_FIFO) together with the physical position of the column where REF_CELL_FOR_CHARGE is located, in order to allow the concerned cells to have their pedestal corrected if necessary. The storage into the FIFO might optionally be filtered by a programmable threshold set on the charge result (CHARGE_THRESHOLD).




Fig. 9.6: Parameters used for the charge measurement mode

Fig. 9.6 describes the meaning of the different parameters quoted here above, for the integration of both a positive and a negative signal.

These operations are performed in parallel and independently on all channels. The event is readout only when the charge FIFOs will get full (they contain 256 events). To this end, the board front-end is automatically restarted as long as this doesn't happen.

As the number of words might be different in both channels in specific trigger modes, the charge and cell position will get forced to zero when the corresponding read FIFO is empty.

Charge mode is managed by WaveCatcher software [**RD6**] and dedicated functions are available in the CAENDigitizer library [**RD4**].

9.11 Event Structure

The event can be readout either via USB or Optical Link in 32-bit long word data format (see Fig. 9.7).

An event is structured in:

- **Header** (four 32-bit words)
- **Data** (variable size and format)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TOTAL EVENT SIZE (LWORDS)																																
RESERVED BF RES. 0 RESERVED 0 0 0 0 GROUP MASK																																
RESERVED EVENT COUNTER																																
EVENT TIME TAG																																
HEADER	GROUP HEADER																GROUP 0 CHANNEL DATA first word															
	GROUP 0 information																GROUP 0 CHANNEL DATA															
	GROUP TRAILER																GROUP 0 CHANNEL DATA last word															
GROUP 1	GROUP HEADER																GROUP 1 CHANNEL DATA first word															
	GROUP 1 information																GROUP 1 CHANNEL DATA															
	GROUP TRAILER																GROUP 1 CHANNEL DATA last word															
GROUP 2	GROUP HEADER																GROUP 2 CHANNEL DATA first word															
	GROUP 2 information																GROUP 2 CHANNEL DATA															
	GROUP TRAILER																GROUP 2 CHANNEL DATA last word															
GROUP 3	GROUP HEADER																GROUP 3 CHANNEL DATA first word															
	GROUP 3 information																GROUP 3 CHANNEL DATA															
	GROUP TRAILER																GROUP 3 CHANNEL DATA last word															

Fig. 9.7: Event format

 **Note:** A group is composed by 2 adjacent analog channels (GROUP 0 = channels 0 - 1, GROUP 1 = channels 2 - 3, GROUP 2 = channels 4 - 5, GROUP 3 = channels 6 - 7) managed by the same SAMLONG chip.

9.11.1 Header

The Header consists in 4 words carrying the following information:

- **TOTAL EVENT SIZE** (Bit[27:0] of 1st header word) is the total size of the event including the header, that is the number of 32-bit long words to be read;



Note: Total event size takes also includes extra words present in the GROUP structure, but they are not of interest to users. Each extra word, which occurs every 17 words, is in fact discarded by the CAENDigitizer library when decoding the event in the *DecodeEvent()* function[RD4].

- **BOARD FAIL FLAG** (Bit[26] of 2nd header word), implemented from ROC FPGA firmware revision 4.5 on (reserved otherwise), is set to “1” in consequence of a hardware problem (e.g. PLL unlocking). The user is then recommended to contact CAEN Support Service (see Chap.17).
- **EVENT MODE** (Bit[24] of 2nd header word) identifies the event format; in case of 743 digitizer family, it **must be set to “1”**;



Note: the bit is set to “0” by default in the firmware; WaveCatcher software automatically sets it to “1” during the board initialization, but users must set it manually when developing a customized software.

- **GROUP MASK** (Bit[3:0] of 2nd header word) is the mask of the groups participating in the event (e.g. GROUP 0 and GROUP 1 participating → G.MSK = 0x3; this information must be used by the software to acknowledge what group the samples are coming from; the first event contains the samples from the group with the lowest number);
- **EVENT COUNTER** (Bit[21:0] of 3rd header word) is the trigger counter;
- **EVENT TIME TAG** (Bit[31:0] of 4th header word) is made by bit[30:0] used as counter for the trigger timestamp and bit[31] that is the roll-over flag. By design, the flag sets constantly to “1” after the first roll-over event. The counter is reset when the acquisition starts or by an external signal (see Sec. 9.18.3) and incremented on each trigger clock hit (10 ns @100MHz). It corresponds to the time when the event is created in the digitizer memory and it is not related to any physical quantity.

IMPORTANT NOTE: This time tag is not related to any physical quantity, as it corresponds to the time at which the event is created in the digitizer memory (so, it is related to the readout), while not to the time the event occurred at the group (i.e. channel) level. The physical time of arrival of the pulse is the 40-bit counter of TDC field in the data format (see Fig. 9.8).

9.11.2 Data

Data are the stored information from each enabled group; data from masked groups are not read. The part of an event related to each group presents the format described in Fig. 9.8 (example based on GROUP 0).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GROUP HEADER = 0xAA				RESERVED										RESERVED																	
HIT_COUNTER CH0 LSB				ADC DATA CHANNEL 1 SAMPLE 0										ADC DATA CHANNEL 0 SAMPLE 0																	
HIT_COUNTER CH0 MSB				ADC DATA CHANNEL 1 SAMPLE 1										ADC DATA CHANNEL 0 SAMPLE 1																	
TIME_COUNTER CH0 LSB				ADC DATA CHANNEL 1 SAMPLE 2										ADC DATA CHANNEL 0 SAMPLE 2																	
TIME_COUNTER CH0 MSB				ADC DATA CHANNEL 1 SAMPLE 3										ADC DATA CHANNEL 0 SAMPLE 3																	
HIT_COUNTER CH1 LSB				ADC DATA CHANNEL 1 SAMPLE 4										ADC DATA CHANNEL 0 SAMPLE 4																	
HIT_COUNTER CH1 MSB				ADC DATA CHANNEL 1 SAMPLE 5										ADC DATA CHANNEL 0 SAMPLE 5																	
TIME_COUNTER CH1 LSB				ADC DATA CHANNEL 1 SAMPLE 6										ADC DATA CHANNEL 0 SAMPLE 6																	
TIME_COUNTER CH1 MSB				ADC DATA CHANNEL 1 SAMPLE 7										ADC DATA CHANNEL 0 SAMPLE 7																	
SAMPLING_FREQUENCY				ADC DATA CHANNEL 1 SAMPLE 8										ADC DATA CHANNEL 0 SAMPLE 8																	
EVENT_ID				ADC DATA CHANNEL 1 SAMPLE 9										ADC DATA CHANNEL 0 SAMPLE 9																	
RESERVED				ADC DATA CHANNEL 1 SAMPLE 10										ADC DATA CHANNEL 0 SAMPLE 10																	
FCR LSB				ADC DATA CHANNEL 1 SAMPLE 11										ADC DATA CHANNEL 0 SAMPLE 11																	
FCR MSB				ADC DATA CHANNEL 1 SAMPLE 12										ADC DATA CHANNEL 0 SAMPLE 12																	
TDC Byte 0 (LSB)				ADC DATA CHANNEL 1 SAMPLE 13										ADC DATA CHANNEL 0 SAMPLE 13																	
TDC Byte 1				ADC DATA CHANNEL 1 SAMPLE 14										ADC DATA CHANNEL 0 SAMPLE 14																	
TDC Byte 2				ADC DATA CHANNEL 1 SAMPLE 15										ADC DATA CHANNEL 0 SAMPLE 15																	
TDC Byte 3				RESERVED										RESERVED																	
TDC Byte 4 (MSB)				ADC DATA CHANNEL 1 SAMPLE 16										ADC DATA CHANNEL 0 SAMPLE 16																	
DUMMY				ADC DATA CHANNEL 1 SAMPLE 17										ADC DATA CHANNEL 0 SAMPLE 17																	
DUMMY ...				ADC DATA ...										ADC DATA ...																	
GROUP TRAILER = 0x55				ADC DATA CHANNEL 1 SAMPLE N-1										ADC DATA CHANNEL 0 SAMPLE N-1																	

Fig. 9.8: Group data format

In the group data described above, the number of words directly corresponds to the number of columns read in the SAMLONG chips multiplied by 16 (fixed number of lines). Bits 0 to 23 always correspond to digitized event data. Both channels are grouped inside the same word. Bits 24 to 31 are used for header, trailer, and event information.

- For each channel, **HIT_COUNTER** and **TIME_COUNTER** are 16-bit counters used to calculate the hit rate linked to the activity on the channel since the last event. HIT_COUNTER counts the number of times the input discriminator has been toggling since the last event, whereas TIME_COUNTER counts the time in units of 1 μ s. The first counter saturating blocks the other. Taking care of memorizing this information long enough in the software, this measurement can range from 0.1 Hz to > 400 MHz (see Sec. 9.17).
- SAMPLING_FREQUENCY** = it is common to all channels and coded on 2 bits as follows:

00 => 3.2 GS/s

01 => 1.6 GS/s

10 => 0.8 GS/s

11 => 0.4 GS/s

- EVENT_ID** = it corresponds to the 8 lower significant bits of the event number since the beginning of the run.
- FCR** = it is the address of the First Cell Read in the SAMLONG chip for the current event. It is coded on 10 bits (which corresponds to the 1024 cells).
- TDC** = it is the value of the individual channel counter and is coded over 40 bits. This is the Trigger Time Tag reference. The corresponding counter runs with the SAMLONG clock, thus covering a maximum of 1h30 at 200 MHz. It is reset when the acquisition starts or by an external signal (see Sec. 9.18.3).

In case of charge readout mode (see Sec. 9.10), the part of an event related to each group presents the format as in Fig. 9.9 (example of GROUP 0).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	REF CELL COLUMN		1																												CHARGE CHANNEL 0 EVENT 1
0	0	REF CELL COLUMN		1																											CHARGE CHANNEL 1 EVENT 1	
0	0	REF CELL COLUMN		1																											CHARGE CHANNEL 0 EVENT 2	
0	0	REF CELL COLUMN		1																											CHARGE CHANNEL 1 EVENT 2	
-	-		...		-																										...	
0	0	REF CELL COLUMN		1																											CHARGE CHANNEL 0 EVENT 256	
0	0	REF CELL COLUMN		1																											CHARGE CHANNEL 1 EVENT 256	

Fig. 9.9: Group data format in Charge Mode

In the group data described above, the number of words (512) corresponds to twice the charge FIFO depth per channel (256 words). Charge data is coded in two's complement over 23 bits and expressed in pC. **REF CELL COLUMN** corresponds to the number of the physical column where the charge calculation started inside the SAMLONG chip (0 to 63). It is necessary for optional software correction purpose.

Note: The firmware saves the waveforms in the memory of the digitizer with a granularity of n (i.e. in groups of n samples). This way of writing the waveforms in memory allows for a potential ΔT between the instant when the trigger physically arrives and when it is sensed by the digitizer. The resulting effect is a jitter in the acquisition window between one event and the next. This jitter can be observed by graphing the waveforms of the enabled channels using an acquisition software. The channels may jitter together between one event and the next, but not among themselves.



9.12 Acquisition Synchronization

As introduced in Sec. 9.3, each pair of input channels shares a SRAM memory in the channel FPGA (see Fig. 2.1) that is organized into a variable number of buffers, according to the programmable event size. Up to 7 full events per channel, that is to say 7 kS/ch (1 event = 1024 samples or 1024 * 12 bits) can be consecutively stored. When the trigger occurs, the acquisition takes place as described in Sec. 9.2.

When the Digital Memory Buffer is filled, the board is considered FULL: no trigger is accepted and the acquisition stops. As soon as at least one buffer is readout, the board exits the FULL condition and acquisition restarts.

9.12.1 BUSY Front Panel LED

The BUSY red LED on the digitizer front panel lights when at least one of the following conditions is reached:

- The board is not available to accept the triggers because of the conversion dead-time (SAMLONG)
- At least one of the memories is full (i.e. board FULL)

9.13 Trigger Management

All the channels of the board share the same trigger (common trigger), so they acquire an event simultaneously and in the same way (a determined number of samples according to the programmable acquisition window and position with respect to the trigger defined by the programmable post-trigger).

Different trigger sources can participate in the common trigger generation:

- **Software trigger**, produced via a software command
- **External trigger**, received via the front panel TRG-IN connector
- **Self-trigger**, generated by the individual discriminator with programmable threshold that is placed on each analog channel; each couple of adjacent channels generates a single trigger request upon its self-trigger signals; the trigger requests from all the couples are then logically combined to generate the common trigger
- **Coincidence**, where the common trigger is generated after validation upon the coincidence condition, either on the channel couple or a combination of enabled couples
- **Programmable majority**, where the common trigger is generated after validation upon the majority condition of the trigger requests from the enabled channel couples
- **TRG-IN as Gate**, where only the common triggers generated within the TRG-IN signal gate are accepted

As a common board trigger is issued, the analog buffers (SAMLONG chips) related to that trigger are frozen, then digitized by the 12-bit ADCs, finally stored into the digital memory buffer and so available for readout (refer to Sec. 9.2).

The analog-to-digital conversion is affected by a dead-time as module cannot handle other triggers during the process. This dead-time depends on the number of samples to be digitized ($13 \mu\text{s} + (N_{\text{samples}} / 16) * 1.75 \mu\text{s}$). The DT5743 features a maximum dead time of $125 \mu\text{s}$ (@1024-sample recording).




Fig. 9.10: Trigger management block diagram

9.13.1 Software Trigger

Software triggers are internally generated via a software command over USB or Optical Link (through the WaveCatcher software[RD6] or the `SendSWTrigger()` function of the CAENDigitizer library[RD4]).

9.13.2 External Trigger

A TTL or NIM external signal can be provided in the front panel TRG-IN connector (configurable through the WaveCatcher software[RD6] or the `Set/GetExtTriggerInputMode()` function of the CAENDigitizer library[RD4]). The external trigger is synchronized with the internal 100 MHz trigger clock.

9.13.3 Self-Trigger

The DT5743 is equipped with a discriminator with a 16-bit programmable threshold on each channel, which permits generating a self-trigger signal when the digitized input pulse exceeds the threshold value. The self-triggers of each couple of adjacent channels are then processed to provide out a single trigger request. The trigger requests are propagated to the central trigger logic to produce the common trigger, which is finally distributed back to all channels causing the event acquisition (see Fig. 9.10). Self-trigger generation, trigger request, and common trigger logic are schematized in Fig. 9.11.




Fig. 9.11: Self-trigger generation, trigger request and common trigger logic

Tab. 9.1 shows the library functions involved in the self-trigger management[RD4].

Signal/Function	Reference Library Function
Trig_thresh0/1	<i>SetChannelTriggerThreshold()</i>
sel_edge_ch0/ch1	<i>SetTriggerPolarity()</i>
ch0/ch1_trig_mask	<i>SetChannelSelfTrigger()</i>
gate_length[7:0]	<i>SetChannelPairTriggerLogic()</i>
or/and	<i>SetChannelPairTriggerLogic()</i>
or/and/majority	<i>SetTriggerLogic()</i>

Tab. 9.1: Map of available CAENDigitizer library functions for the self-trigger management

The *SetChannelPairTriggerLogic()* function programs the FPGA in order the self-trigger to be a pulse of configurable width (see Fig. 9.12).




Fig. 9.12: Self-Trigger generation

The *SetChannelPairTriggerLogic()* function programs the FPGA in order the trigger request for a couple of adjacent channels to be the AND or OR of the relevant self-trigger signals (see Fig. 9.11).

The *SetTriggerLogic()* function programs the FPGA in order the common trigger to be the OR, the AND or the Majority of the enabled trigger requests (see Fig. 9.11).

Firmware Default Settings: by default, the FPGA is programmed as follows:

- All channels are disabled to generate trigger requests, while the external trigger and software trigger are enabled
- Each trigger request is the OR of two pulses whose width is fixed by default depending on the board operating frequency: 15 ns (@3.2 GS/s); 20 ns (@1.6 GS/s); 30 ns (@0.8 GS/s); 50 ns (@0.4 GS/s)
- The common trigger is generated as the OR of the enabled trigger requests

9.13.4 Trigger Coincidence Level

Coincidences between channels can be programmed thanks to the channel pair trigger logic at the mezzanine level and the global trigger logic at the motherboard level, as introduced in Sec. 9.13.3.

Coincidence logic is managed by the CAENDigitizer library[RD4] and WaveCatcher software[RD6].

Example: Making coincidence between two adjacent channels, CH0 and CH1:

- Enable the self-trigger only for Channel 0 and Channel 1 through the *SetChannelSelfTrigger()* function
- Program the AND logic at the mezzanine level through the *SetChannelPairTriggerLogic()* function and select the coincidence window as the value of *gate_length* (see Tab. 9.1)
- Program the OR logic on the motherboard through the *SetTriggerLogic()* function

Example: Making coincidence between channels belonging to different couples, CH0 and CH5:

- Enable the self-trigger only for Channel 0 and Channel 5 through the *SetChannelSelfTrigger()* function
- On the mezzanine level, program the OR logic, for the two couples including CH0 and CH5, through the *SetTriggerLogic()* function
- On the motherboard level, program the AND logic through the *SetTriggerLogic()*

Note: By design, the global trigger logic can manage only four signals (one per couple of adjacent channels), so only one channel per couple can participate in a coincidence method at the motherboard level. For example, it is not possible to set a coincidence between CH0, CH1, and CH7, because only one between CH0 and CH1 can participate.



9.13.5 Majority Level

According to the scheme of Fig. 9.11, it is possible to configure the board for the common trigger to be the result of the majority operation among the trigger requests coming from the channel couples. This option and the majority level are configurable through the *SetTriggerLogic()* function of CAENDigitizer library[RD4] or by the WaveCatcher software[RD6].

The majority level can be set in the range:

[0 : (number of couples -1)]

where majority level = 0 means that the common trigger is issued when at least the trigger request from one couple arrives.

9.13.6 TRG-IN as GATE

It is possible to configure TRG-IN as a gate for trigger anti-veto function. The common acquisition trigger is then issued upon the AND between the external signal on TRG-IN and the other trigger sources but the software trigger (i.e. the software trigger cannot participate in the Trigger as Gate mode). This function is configurable only by WaveCatcher software[RD6].

9.14 Trigger Distribution

As described in Sec. 9.13, the OR of all the enabled trigger sources (only software trigger and external trigger by default firmware), synchronized with the internal clock, becomes the common trigger of the board and is fed in parallel to all channels, which consequently provokes the capture of an event.

A Trigger Out signal is also generated on the relevant front panel GPO connector (NIM or TTL) for the common trigger signal external propagation. Trigger Out logic is described in Fig. 9.13, where only the software trigger is propagated out by firmware default (red path).

Reference functions of the CAENDigitizer library[RD4]:

- *SetSWTriggerMode()*
- *SetExtTriggerInputMode()*
- *SetChannelSelfTrigger()*




Fig. 9.13: Trigger configuration of GPO front panel connector

9.15 Multi-board Synchronization Overview

When multi-board systems are involved in an experiment, it is necessary to synchronize different boards. In this way, the user can acquire from N boards each one with Y channels, as if they were just one board with $(N \cdot Y)$ channels.

While all the channels of the same board are simultaneously sampled at the same clock frequency by design, the main issue with a multi-board system is to guarantee the clock synchronization for the channels of all the boards. This is achieved by using an external clock unit, like CAEN DT4700, which generates the needed reference clock and can provide it in fan-out on the CLK-IN connector of up to ten digitizers.

Other issues are the synchronization of the start of the run to let all the boards have the same zero for time stamps, the trigger synchronization to propagate and combine the triggers from all the boards to have the same common acquisition trigger (e.g. by fan-in on TRG-IN), and the event data synchronization to keep event data aligned across boards (busy/veto management). Please, contact CAEN for details (see Chap. 17).

9.16 Test Pattern Pulser

Each input channel is equipped with an individual pulser. Whereas the pulse amplitude is fixed (~0.7 V with no cable plugged, half this value otherwise), while the pattern can be programmed.

The pulse pattern is a 16-bit word of the SAMLOGN main clock (200 MHz) that will be sent every 3.5 μ s. This permits an easy testing of the board functionality, as well as it gives the possibility to use the board as a reflectometer. As this pulse pattern is produced from an autonomous clock source, trigger can be set on the discriminators.

Example 1: setting the 16-bit word = "1", the generated pattern is a pulse of a time duration of 1 clock period (5 ns @3.2 GS/s).

Example 2: setting the 16-bit word ="AAAA", the generated pattern is the 101010101010 series, where each "1" is a 5-ns pulse.

Example 3: setting the 16-bit word ="C755", the generated pattern is the 1100011101010101 series (see **Fig. 9.14**).

Pulses are sent following the binary format, where the LSB is sent for first.

Pulser function is fully managed by WaveCatcher software[**RD6**] or through the *Enable / DisableSAMPulseGen()* and *SendSAMPulse()* functions of the CAENDigitizer library[**RD4**].




Fig. 9.14: FPGA Test pulse with 0xC755 pattern

Each channel can make use of his pulser as a reflectometer. An example of this application is shown on **Fig. 9.15**, where a 40-ns wide square pulse produced internally is sent to a 1-meter open cable connected to the board.




Fig. 9.15: FPGA Test pulse in reflectometer mode

9.17 Hit Rate Monitor

Each input channel is equipped with an individual hit rate monitor. Each hit counter is based on two 16-bit counters, TRIG_COUNT and TIME_COUNT, used to calculate the "hit rate" related to the channel activity from the last event (see Fig. 9.16).

TRIG_COUNT counts the number of threshold crossings of the discriminator from the last event, while TIME_COUNT counts the time elapsed with a 1-MHz clock (i.e. units of 1 μ s). These counters are reset and restarted after each read access. Their content is stored into the event data (see Sec. 9.11). As soon as any of them saturates, both are frozen, and thus their values are always valid. If the counters information is memorized long enough in the software along events, rate measurement can work from as low as ~ 0.1 Hz up to ~ 400 MHz.




Fig. 9.16: Principle of the Hit Rate Monitor

9.17.1 Veto for the Trigger Rate Counter

It is possible to configure the board to inhibit the trigger counting within an adjustable time window after the digitization starts. This option can be used to reject unwanted after-pulses and is configurable through the `SetSAMTriggerCountVetoParam()` function of CAENDigitizer library[[RD4](#)] and WaveCatcher software[[RD6](#)].

9.18 Reset, Clear, and Default Configuration

9.18.1 Global Reset

Global Reset is performed at Power ON of the module or via software by the *SendSWtrigger()* function of CAENDigitizer library[**RD4**]. It allows to clear the data off the Output Buffer, the event counter and performs a FPGAs global reset, which restores the FPGAs to the default configuration. It initializes all counters to their initial state and clears all detected error conditions.

9.18.2 Memory Reset

The Memory Reset clears the data off the Output Buffer.

The Memory Reset can be forwarded by the *ClearData()* function of CAENDigitizer library[**RD4**].

9.18.3 Timer Reset

The timer reset initializes the time tag counters, EVENT TIME TAG and TDC (see Sec. 9.11).

The timer reset can be optionally issued:

- Via software, by the *ClearData()* function of CAENDigitizer library[**RD4**]
- Via hardware, with no need of any firmware configuration, by sending single-ended signal (TTL/NIM) to GPI input; the time stamps reset occurs at every leading edge of the logic signal sent to the GPI connector

9.19 Data Transfer Capabilities and Events Readout

Once they are written in the memory, events become available for readout via USB or Optical Link (see Sec. 9.3). During the memory readout, the board can continue to store more events (independently from the readout) on the free buffers. This guarantees that no dead time due to the acquisition process (i.e. readout) occurs until the memory becomes full. The only dead time the board remains affected is due to the A/D conversion.

Although the channel digital memories are SRAMs, addresses are taken from a FIFO. Therefore, data are read from the memories sequentially, according to the selected Readout Logic, from a memory space mapped on 4 Kb (0x0000÷0x0FFC).

The events are readout sequentially and completely, starting from the Header of the first available event, followed by the Trigger Time Tag, the Event Counter and all the samples of the group channels (from 0 to 1). Once an event is completed, the relevant memory buffer becomes free and ready to be written again (old data are lost). After the last word in an event, the first word (Header) of the subsequent event is readout. It is not possible to readout an event partially.

The board supports 32-bit single data readout and block transfers.

9.19.1 Block Transfers

The Block Transfer readout mode allows to read N complete events sequentially, where N is set by using the *MaxNumEventsBLT()* function of CAENDigitizer library[RD4].

When developing programs, the readout process can be implemented on different basis:

- Using **Interrupts**: as soon as the programmed number of events is available for readout, the board sends an interrupt to the PC over the optical communication link (not supported by USB).
- Using **Polling** (interrupts disabled): by performing periodic read accesses to a specific register of the board (contact CAEN for details), it is possible to know the number of events present in the board and perform a BLT read of the specific size to read them out.
- Using **Continuous Read** (interrupts disabled): continuous data read of the maximum allowed size (e.g. total memory size) is performed by the software without polling the board. The actual size of the block read is determined by the board that terminates the BLT access at the end of the data, according to the configuration of the *SetMaxNumEventsBLT()* function above mentioned. If the board is empty, the BLT access is immediately terminated and the “Read Block” function will return 0 bytes (it is the *ReadData()* function of CAENDigitizer Library[RD4]).

Whatever the method from above, it is suggested to ask the board for the maximum of the events per block being set. Furthermore, the greater this maximum, the greater the readout efficiency, despite of a greater memory allocation required on the host station side that is actually not a real drawback, considering the features of the personal computers available on the market.

9.19.2 Single Data Transfer

This mode allows reading out a word at a time, starting from the header (4 words) of the first available event, followed by all the words until the end of the event; the second event is then transferred. The exact sequence of the transferred words is shown in Sec. 9.11.

After the 1st word is transferred, it is suggested to check the TOTAL EVENT SIZE information and then do as many cycles as necessary (that is TOTAL EVENT SIZE -1) to read the event completely.

9.20 Optical Link and USB Access

The digitizer houses a USB2.0 compliant port, providing a transfer rate up to 30 MB/s, and an interface for optical link communication which uses optical fiber cables as physical transmission line, with a maximum transfer data rate of 80 MB/s.

CONE1 is the proprietary serial protocol designed by CAEN to enable optical link communication between digitizers (acting as CONET slaves) and the host PC. This communication needs CONET master like A5818 controller or the A4818 adapter which replaced the obsolete A2818 and A3818 controllers.

CONE1 is the latest protocol version, implemented at the firmware level on digitizers and controllers, that improves the data transfer rate efficiency by 50% compared to the earlier CONET1 version.

 **Note:** CONET1 is incompatible with CONET2 and viceversa; communication will fail in any optical chain containing both CONET1 and CONET2 boards.

 **Note:** CONET1 is not implemented in any firmware revision of A5818 controller and A4818 adapter, so they only work upon CONET2 protocol version.

To update old systems from CONET1 to CONET2, CAEN recommend following the procedure described in the dedicated Application Note[\[RD9\]](#).

The optical link interface has Daisy-chain capability. It is so possible to connect up to eight digitizer modules over a single optical link of the A4818, while up to thirty- two to the 4-link A5818 PCIe controller (8 modules per link).

The parameters for read/write accesses via optical link are Address Modifier, Base Address, data Width, and others; wrong parameter settings cause Bus Error.

It is possible to enable the module to broadcast an interrupt request on the Optical Link; the enabled Optical Link Controllers propagate the interrupt on the PCI bus as a request from the Optical Link is sensed. Interrupts are managed at the CAENDigitizer library level (refer to “Interrupt Configuration”[\[RD4\]](#)).

10 Drivers & Libraries

10.1 Drivers

To interface with the DT5743, CAEN provides the drivers for the supported physical communication channels and compliant with Windows® and Linux® OS:

- **Direct CONET Optical Link**, managed by the A5818 PCIe controller. The driver installation packages are available on CAEN website in the “Software” tab at the A5818 page ([login required](#))



Note: For the installation of the Optical Link driver, refer to the User Manual of the specific controller [\[RD8\]](#).

- **Direct USB 2.0 Link**. The drivers are downloadable on CAEN website in the “Software” tab at the DT5743 web page ([login required](#)).



Note: For Windows® OS, the USB driver installation is detailed in [\[RD3\]](#).

- **USB 3.0 Link**, managed by the A4818 (USB3-to-COMET) adapter [\[RD9\]](#). The driver installation packages are downloadable for free on CAEN website in the “Software” tab at the A4818 page ([login required](#)).

10.2 Libraries

CAEN libraries are a set of middleware software required by CAEN software tools for a correct functioning. These libraries, including also demo and example programs, represent a powerful base for users who want to develop customized applications for the digitizer control (communication, configuration, readout, etc.):

- **CAENDigitizer** [\[RD4\]](#) is a library of C functions designed specifically for the Digitizer families running both the waveform recording and the DPP firmware. The CAENDigitizer library is based on the CAENComm library which, in turn, is based on CAENVMElib library. For this reason, the **CAENVMElib and CAENComm libraries must be already installed on the host PC before installing the CAENDigitizer**.
- **CAENComm** library [\[RD5\]](#) manages the communication at low level (read and write access). The purpose of the library is to implement a common interface to the higher software layers, masking the details of the physical channel and its protocol, thus making the libraries and applications that rely on the CAENComm independent from the physical layer. **The CAENComm requires the CAENVMElib library (access to the VME bus)**, even in the case that the VME is not used.

Installation packages are available for free download on CAEN web site in the “Software” tab at the relevant library page ([login required](#)).

WHEN TO INSTALL CAEN LIBRARIES:

WINDOWS® and LINUX® compliant customized software. The user must install the required libraries apart.

LINUX® compliant non-stand-alone CAEN software. The user must install the required libraries apart to run the software.

The CAENComm (and so the CAENDigitizer) supports the following communication channels:

PC → USB → DT5743

PC → PCIe (A5818) → CONET → DT5743

PC → USB3 → A4818 → CONET → DT5743




Fig. 10.1: Required libraries and drivers

11 Software Tools

CAEN provides software tools to interface with the 743 digitizer family. Installation packages and user documentation are available for free download on CAEN website at the relevant software page (**login required**).

11.1 CAEN Toolbox

CAEN Toolbox is the comprehensive software suite designed for CAEN Front-End boards.

With DT5743, CAEN Toolbox simplifies various tasks into a few easy steps, including:

- Uploading different FPGA firmware versions to the digitizer
- Reading the firmware release of the digitizer
- Managing firmware licenses, particularly for DPP firmware
- Upgrading the internal PLL
- Obtaining the Board Info file, useful for support
- Managing the reboot of the FPGA firmware from either the Backup or the Standard FLASH page
- Debugging your setup using the Manual Controller




Fig. 11.1: CAEN Toolbox Graphical User Interface

CAEN Toolbox is based on the CAENComm library (see Sec. 10.2). The software is compatible with both Windows® and Linux® platforms, operating as a standalone application on each available version. For installation instructions and a detailed description of its features, refer to the user documentation[RD1].

11.2 CAENComm Demo

The CAENComm Demo is a simple software developed in C/C++ source code and provided both with Java™ and LabVIEW™ GUI interfaces. The demo mainly allows for a low-level full board configuration by direct read/write access to the registers and may be used as a debug instrument.




Fig. 11.2: CAENComm Demo graphical interfaces

CAENComm Demo is based on the CAENComm library (see Sec. 10.2) and included in the installation package of the library (Windows® platforms only).

For installation instructions and a detailed description of its features, refer to the user documentation [RD5].

WaveDemo_x743

The CAENWaveDemo_x743 is a C-based console application for the specific support of the x743 CAEN digitizer basing on a configuration text file.

This software can control multiple digitizers and, particularly, it can be used as a demonstrator of the synchronization of the V1743/ VX1743 digitizers [RD7].

Specifically, CAENWaveDemo_x743 can perform the following operations:

- Connect one or more digitizers through a physical communication interface (USB, Optical Link or VME)
- Program the digitizer according to parameters written in a configuration file (text file)
- Perform SAMLONG chips calibration
- Start and stop the acquisition (run on/off)
- Configure the Trigger mode (software, external or on the channels)
- Read the event data and display the acquisition statistics
- Perform some simple data analysis (post-processing) such as the histograms of energy and time of the events
- Save the waveforms to ASCII or binary output files, as well as the histograms and the run information
- Plot and process the acquired waveform
- Manage the configuration and acquisition of multiple boards in synchronized mode

Besides being a ready-to-use software, CAEN WaveDemo_x743 packet includes C source files to let the users customize the code for personalized solutions.

WaveDemo_x743 runs on Windows® and Linux® platforms. additional third-party Gnuplot graphical tool must be installed only in case of Linux OS.

The software relies on the CAENVMElib, CAENComm and CAENDigitizer libraries (see Sec. 10.2).




Fig. 11.3: WaveDemo_x743 software

For installation instructions and a detailed description of its features, refer to the user documentation [RD7].

11.3 WaveCatcher

WaveCatcher is LabWindows/CVI application made by CNRS/IN2P3/LAL and capable to fully control the x743 digitizer. It is also possible to manage a multi-board synchronized system particularly made by V1743 boards.

The software features a graphical user-friendly interface which permits to take benefit of all the hardware functions: sampling frequency, trigger modes, waveforms and charge data acquisition, channel pulses, synchronization, and so on.

Different tools are available for on-line measurements and histograms plot: graphical cursors, noise level, raw hit rates, charge amplitude and time measurements, time distance histograms between channels (fixed threshold and digital CFD methods), charge histograms, FFT, and others.

All acquired data and computed measurements can be saved to files for further replay or off-line analysis.




Fig. 11.4: WAVECatcher software

WaveCatcher runs on Windows® platforms only. Users must also install the required third-party NI LabWindows™/CVI Run-Time Engine, version 2009 or higher.

The software relies on the CAENVMELib, CAENComm and CAENDigitizer libraries (Sec. 10.2).



Note: WaveCatcher for Windows® is stand-alone. Users need to install only the driver for the communication link, while the DLLs of the required libraries are installed by the software locally.

For installation instructions and a detailed description of its features, refer to the user documentation [RD6].

12 HW Installation

To power on the board, perform the following steps:

1. Connect the 12Vdc power supply to the DT5743 through the DC input rear connector
2. Power up the DT5743 through the ON/OFF rear switch

See Sec. 8.2 to identify the relevant components

12.1 Power-on Status

Power-on takes few seconds during which the front panel LEDs may flash; the fans start running fast and then stabilize.

At power-on, the module is in the following status:

- The Output Buffer is cleared
- Registers are set to their default configuration
- After power-on, only the NIM and PLL LOCK LEDs must be lit (see **Fig. 12.1**).




Fig. 12.1: Front panel LED status after power-on

13 Firmware and Upgrades

The board hosts one FPGA on the mainboard and one FPGA on each mezzanine (i.e. one FPGA serves 4 channels). The channel FPGAs firmware is identical. A unique file is provided, that updates all the mezzanine FPGAs and the mainboard FPGA at the same time.

ROC FPGA MAINBOARD FPGA (Readout Controller + VME interface):

FPGA Altera Cyclone EP1C20

AMC FPGA MEZZANINE FPGA (ADC readout/Memory Controller):

FPGA Altera Cyclone EP3C16

The firmware is stored onto the on-board FLASH memory. Two copies of the firmware are stored in two different pages of the FLASH, referred to as Standard (STD) and Backup (BKP). The board is usually factory equipped with the same firmware version on both pages.

At power-on, a microcontroller reads the FLASH memory and programs the module by automatically loading the first working firmware copy (i.e. the STD one by default).

It is possible to upgrade the FPGA firmware (ROC and AMC) via USB or Optical Link by writing the FLASH with the CAEN Toolbox software (see Chap. 11).

IT IS STRONGLY SUGGESTED TO OPERATE THE DIGITIZER UPON THE STD COPY OF THE FIRMWARE. UPGRADES ARE SO RECOMMENDED ONLY ON THE STD PAGE OF THE FLASH. THE BKP COPY IS TO BE INTENDED ONLY FOR RECOVERY USAGE. IF BOTH PAGES RESULT CORRUPTED, THE USER WILL NO LONGER BE ABLE TO UPLOAD THE FIRMWARE VIA USB OR OPTICAL LINK AGAIN AND THE BOARD NEEDS TO BE SENT TO CAEN IN REPAIR!

13.1 Firmware Updates

Firmware updates are available for free download on CAEN website in the “Firmware” tab at the Digitizer page (**login required**).

13.2 Firmware File Description

The firmware update is a CFA file (CAEN Firmware Archive) that aggregates all the programming files of the same firmware type supported by the specific digitizer family

The CFA file name of the 743 Digitizer family follows this general scheme:

x743_revX.Y_W.Z.CFA

where:

- x743 are all the boards that can be updated by the CFA file.

Options are:

- DT5743
- N6743
- V1743
- VX1743

- X.Y are the major (X) and minor (Y) revision numbers of the mainboard FPGA
- W.Z are the major (W) and minor (Z) revision numbers of the mezzanine FPGA

13.3 Troubleshooting

In the case of an upgrade failure (e.g. STD page is corrupted), users can try to reboot the board: after a power cycle, the system automatically programs the board from the alternative FLASH page (e.g. BKP page), if this is not corrupted as well (see [Fig. 12.1](#)). It is then possible to perform a further firmware upgrade to restore the corrupted page.

OLD FLASH MEMORIES

The STD and BKP firmware copy management by the onboard microcontroller is different in the case of old versions of the digitizer mainboard, characterized by mounting a smaller FLASH memory size: at reboot, the microcontroller starts by reading the STD page of the FLASH by default and, if it is corrupted, stops leaving the digitizer in a bad status that, usually, compromises the communication with the board.

Size information can optionally be retrieved from the board by:

- reading at the 0xF050 register by using, for example, the CAENComm demo sample[\[RD5\]](#): "0" means small size
- checking the value of the FLASH_TYPE parameter saved into the board info file that is generated by the Get Information File function in CAEN Toolbox[\[RD1\]](#): FLASH TYPE = "0" means small size

Supposing the STD page corruption occurred, the following recovery procedure can be performed:

- Force the board to reboot by loading the copy of the firmware stored on the BKP page of the FLASH: make sure to connect by USB link, use the Reboot function in CAEN Toolbox, and then click on the "Reboot USB device" button[\[RD1\]](#)
- Use CAEN Toolbox to read the firmware revision (that is the one of the BKP page of the FLASH); in case of success, it is so possible to communicate again with the board
- Use CAEN Toolbox to load a compliant CFA firmware file on the STD page, then power-cycle to make the new firmware loaded on the FPGA
- If the LED status is compliant to [Fig. 12.1](#), then the board is operative again

If none of these steps helps, then it is recommended to contact CAEN Technical Support (see [Chap. 17](#)).

14 Instruction for Cleaning

The equipment may be cleaned with isopropyl alcohol or deionized water and air dried. Clean the exterior of the product only.

Do not apply cleaner directly to the items or allow liquids to enter or spill on the product.

14.1 Cleaning the Air Vents

It is recommended to occasionally clean the air vents (if present) on all vented sides of the board. Lint, dust, and other foreign matter can block the vents and limit the airflow. Be sure to unplug the board before cleaning the air vents and follow the general cleaning safety precautions.

14.2 General Cleaning Safety Precautions

CAEN recommends cleaning the device using the following precautions:

- Never use solvents or flammable solutions to clean the board.
- Never immerse any parts in water or cleaning solutions; apply any liquids to a clean cloth and then use the cloth on the component.
- Wear safety glasses equipped with side shields when cleaning the board.

15 Device Decommissioning

After its intended service, it is recommended to perform the following actions:

- Detach all the signal/input/output cable
- Wrap the device in its protective packaging
- Insert the device in its packaging (if present)



**THE DEVICE SHALL BE STORED ONLY AT THE ENVIRONMENT CONDITIONS
SPECIFIED IN THE MANUAL, OTHERWISE PERFORMANCES AND SAFETY
WILL NOT BE GUARANTEED**

16 Disposal

The disposal of the equipment must be managed in accordance with Directive 2012/19 / EU on waste electrical and electronic equipment (WEEE).



The crossed bin symbol indicates that the device shall not be disposed with regular residual waste.



17 Technical Support

To contact CAEN specialists for requests on the software, hardware, and board return and repair, it is necessary a MyCAEN+ account on www.caen.it:

<https://www.caen.it/support-services/getting-started-with-mycaen-portal/>

All the instructions for use the Support platform are in the document:




A paper copy of the document is delivered with CAEN boards.

The document is downloadable for free in PDF digital format at:

<https://www.caen.it/safety-information-product-support>



CAEN S.p.A.
Via Vetraia 11
55049 - Viareggio
Italy
Phone +39 0584 388 398
Fax +39 0584 388 959
info@caen.it
www.caen.it



CAEN GmbH
Brunnenweg 9
64331 Weiterstadt
Germany
Phone +49 212 254 40 77
Fax +49 212 254 40 79
info@caen-de.com
www.caen-de.com

CAEN Technologies, Inc.
1 Edgewater Street - Suite 101
Staten Island, NY 10305
USA
Phone: +1 (718) 981-0401
Fax: +1 (718) 556-9185
info@caentechnologies.com
www.caentechnologies.com

CAENspa INDIA Private Limited
B205, BLDG42, B Wing,
Azad Nagar Sangam CHS,
Mhada Layout, Azad Nagar, Andheri (W)
Mumbai, Mumbai City,
Maharashtra, India, 400053
info@caen-india.in
www.caen-india.in

